



Zilog

Z08470 Customer Procurement Spec (CPS)

GENERAL DESCRIPTION

The Z80 DART (Dual-Channel Asynchronous Receiver/Transmitter) is a dual-channel multifunction peripheral component that satisfies a wide variety of asynchronous serial data communications requirements in microcomputer systems. The Z80 DART is used as a serial-to-paralleI parallel-to-serial converter/controller in asynchronous applications. In addition, the device also provides modem controls for both channels. In applications where modem controls are not needed, these lines can be used for general-purpose I/O.



40-Pin Dual-In-Line Package (DIP),
Pin Assignments

Z80 is a registered trademark of Zilog, Inc.
Copyright 1985 by Zilog, Inc.
All rights reserved. Specifications
(parameters) on products delivered
in the future are subject to change
without notice. All parameters
are tested, except those which are
characterized or guaranteed by
design.

Zilog, Inc. 1315 Dell Ave., Campbell, California 95008
Telephone (408)370-8000 TWX 910-338-7621

00-2007-01

(MARCOM) DC2847 DOCUMENT CONTROL
MASTER

DC CHARACTERISTICS

Guaranteed by Design

• Guaranteed by Design

• Guaranteed by Design

AC CHARACTERISTICS:

Number	Symbol	Parameter	280-4 DART		280-6 DART	
			Min	Max	Min	Max
1	T _{OC}	Clock Cycle Time	250°	4000°	185°	4000°
2	N _{OC}	Clock Width (High)	105°	2000°	70°	2000°
3	T _{IC}	Clock Fall Time	30°	15°	15°	15°
4	T _{IC}	Clock Rise Time	30°	15°	15°	15°
5	N _{IC}	Clock Width (Low)	105°	2000°	70°	2000°
6	T _{ODC}	CE, C5, B7 to Clock 1 Setup Time	145°	80°		
7	T _{RCDC}	RD, RD to Clock 1 Setup Time	115°	60°		
8	T _{ODC}	Clock 1 to Data Out Delay	220°	150°		
9	T _{ODC}	Data In to Clock 1 Setup (Write or M1 Cycle)	50°	30°		
10	T _{ODFDC}	RD to Data Out Read Delay	110°	90°		
11	T _{ODC}	RD to Data Out Delay (M2/M2X Cycle)	180°	100°		
12	T _{ODC}	RD to Clock 1 Setup Time	90°	75°		
13	T _{REDC}	IE to RD 1 Setup Time (M2X Cycle)	180°	120°		
14	T _{ODC}	IE 1 to RD 1 Delay (Internal before M1)	180°	160°		
15	T _{REFDC}	IE 1 to RD 1 Delay (data ED, decoded)	100°	70°		
16	T _{REFC}	IE 1 to RD 1 Delay	100°	70°		
17	T _{RCNT}	Clock 1 to M1 1 Delay	200°	150°		
18	T _{RCWWRW}	RD51 or CE 1 to WRDY 1 Delay (Write Mode)	210°	175°		
19	T _{RCWWRW}	Clock 1 to WRDY 1 Delay (Write Mode)	120°	100°		
20	T _{RCWWRW}	Clock 1 to WRDY 1 Read Delay (Write Mode)	130°	110°		

-Unternehmensberatung

© Guaranteed by Characterization

AC CHARACTERISTICS (Continued)

Number	Symbol	Parameter	80-4 DART				200-6 DART			
			Min	Max	Min	Max	Min	Max	Min	Max
1	WPH	Pulse Width (High)								
2	WPH	Pulse Width (Low)	200c	200c	200c	200c	200c	200c	200c	200c
3	TBC	TBC Cycle Time	400c	mc	300c	mc	200c	mc	150c	mc
4	THDCH	TBC Watch List	100c	mc	100c	mc	100c	mc	100c	mc
5	THDCH	TBC Watch (High)	100c	mc	100c	mc	100c	mc	100c	mc
6	TCB(D)	TBC to TDI Delay			300*		220*		2	
7	TCB(WH)	TBC to WH/TDI Delay (Ready Mode)	5c	9c	5c	9c	1	1	1	1
8	TCB(NT)	TBC to NT Delay	5c	9c	5c	9c	1	1	1	1
9	TCBC	TBC Cycle Time	400c	mc	300c	mc	200c	mc	150c	mc
10	THDCH	TBC Watch (Low)	100c	mc	100c	mc	100c	mc	100c	mc
11	THDCH	TBC Watch (High)	100c	mc	100c	mc	100c	mc	100c	mc
12	THDCH(D)	RD to TDI Setup Time (1:1 Mode)	100c	mc	100c	mc	100c	mc	2	2
13	THDCH(D)	RD to RD Time (1:1 Mode)	140c	mc	100c	mc	100c	mc	2	2
14	TCB(WH)	TBC to WH/TDI Delay (Ready Mode)	10c	13c	10c	13c	1	1	1	1
15	TCB(NT)	TBC to NT Delay	10c	13c	10c	13c	1	1	1	1

In all modes, the System Clock rate


三

18

四

1

b Guaranteed by Design
c Guaranteed by Characterization



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [UART Interface IC](#) category:

Click to view products by [ZiLOG manufacturer:](#)

Other Similar products are found below :

[753167B](#) [ST16C654DCQ64](#) [ST16C654CJ68-F](#) [ST16C654CJ68TR-F](#) [ST68C554IJ68-F](#) [TL28L92IFR](#) [MIC2013-0.5YML TR](#) [MAX3109ETJ+](#)
[XR82C684CJ/44-F](#) [SCN8031HCCN40](#) [ST16C554DIQ64TR-F](#) [XR88C681CJ-F](#) [XR17D154IV-F](#) [ST16C450CJ44-F](#) [XR68C681CJ-F](#)
[ST16C554DCQ64-F](#) [IS82C52Z](#) [MAX3100CEE+](#) [MAX3100CPD+](#) [MAX3100EEE+](#) [MAX3100EPD+](#) [MAX3107EAG+](#) [MAX3107EAG+T](#)
[MAX17851AUP/V+](#) [XR16L2750CM-F](#) [XR16C854IQ-F](#) [XR17V352IB113-F](#) [XR17V354IB176-F](#) [XR20M1172IG28TR-F](#) [XR20M1170IG16-F](#) [ST16C2550IQ48TR-F](#) [SC16C654DBIB64,151](#) [SC16C550BIB48,151](#) [SC16C754BIB80,551](#) [SC16IS750IPW,112](#) [SC16IS752IBS,128](#)
[SC16IS752IPW,112](#) [SC16IS752IPW,128](#) [SC16IS762IPW,112](#) [PI7C9X7952BFDE](#) [2746391](#) [XR20M1170IL16-F](#) [XR16L2550IM-F](#)
[ST16C550CQ48-F](#) [CS82C52Z](#) [XR20M1172IL32TR-F](#) [SCC68070CDA84](#) [XR17D158IV-F](#) [TL16C550CPTRG4](#) [TL16C2552FNG4](#)