


P-Channel 30 V (D-S) MOSFET



FEATURES


- TrenchFET® Gen III p-channel power MOSFET
- $R_{DS(on)}$ rating at $V_{GS} = -2.5\text{ V}$
- 100 % R_g and UIS tested
- Typical ESD protection: 4600 V HBM
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912



RoHS
COMPLIANT
HALOGEN
FREE

APPLICATIONS

- Battery switch
- Adapter and charger switch
- Load switch
- Battery management in mobile devices



PRODUCT SUMMARY

V_{DS} (V)	-30
$R_{DS(on)}$ max. (Ω) at $V_{GS} = -4.5\text{ V}$	0.00855
$R_{DS(on)}$ max. (Ω) at $V_{GS} = -2.5\text{ V}$	0.01600
Q_g typ. (nC)	30.5
I_D (A)	60 a, g
Configuration	Single

ORDERING INFORMATION

Package	PowerPAK 1212-8
Lead (Pb)-free and halogen-free	Si7111EDN-T1-GE3

ABSOLUTE MAXIMUM RATINGS ($T_A = 25\text{ }^\circ\text{C}$, unless otherwise noted)

PARAMETER	SYMBOL	LIMIT	UNIT
Drain-source voltage	V_{DS}	-30	V
Gate-source voltage	V_{GS}	± 12	
Continuous drain current ($T_J = 150\text{ }^\circ\text{C}$)	I_D	60 a	A
		49.3	
		17.4 a, b	
		13.9 a, b	
Pulsed drain current ($t = 100\text{ }\mu\text{s}$)	I_{DM}	150	
Continuous source-drain diode current	I_S	47.3	
		3.7 a, b	
Single pulse avalanche current	I_{AS}	20	mJ
Single pulse avalanche energy	E_{AS}	20	
Maximum power dissipation	P_D	52	W
		33.3	
		4.1 a, b	
		2.6 a, b	
Operating junction and storage temperature range	T_J, T_{stg}	-55 to +150	$^\circ\text{C}$
Soldering recommendations (peak temperature) c		260	

THERMAL RESISTANCE RATINGS

PARAMETER	SYMBOL	TYPICAL	MAXIMUM	UNIT
Maximum junction-to-ambient a	$t \leq xx\text{ s}$	23	30	$^\circ\text{C/W}$
Maximum junction-to-case (drain)	Steady state	1.9	2.4	

Notes







- Package limited.
- Surface mounted on 1" x 1" FR4 board.
- $t = 10\text{ s}$.
- See solder profile (www.vishay.com/doc?73257). The PowerPAK 1212-8 is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
- Rework conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under steady state conditions is 81 °C/W.
- $T_C = 25\text{ }^\circ\text{C}$.







SPECIFICATIONS ($T_J = 25^\circ\text{C}$, unless otherwise noted)						
PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static						
Drain-source breakdown voltage	V_{DS}	$V_{GS} = 0 \text{ V}, I_D = -250 \mu\text{A}$	-30	-	-	V
V_{DS} temperature coefficient	$\Delta V_{DS}/T_J$	$I_D = -250 \mu\text{A}$	-	-24	-	$\text{mV}/^\circ\text{C}$
$V_{GS(\text{th})}$ temperature coefficient	$\Delta V_{GS(\text{th})}/T_J$		-	3.4	-	
Gate-source threshold voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = -250 \mu\text{A}$	-0.6	-	-1.6	V
Gate-source leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$	-	0.70	10	μA
		$V_{DS} = 0 \text{ V}, V_{GS} = \pm 4.5 \text{ V}$	-	0.06	1	
Zero gate voltage drain current	I_{DSS}	$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}$	-	-	1	μA
		$V_{DS} = -30 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$	-	-	10	
On-state drain current ^a	$I_{D(\text{on})}$	$V_{DS} \geq -10 \text{ V}, V_{GS} = -4.5 \text{ V}$	-30	-	-	A
Drain-source on-state resistance ^a	$R_{DS(\text{on})}$	$V_{GS} = -4.5 \text{ V}, I_D = -15 \text{ A}$	-	0.00720	0.00855	Ω
		$V_{GS} = -2.5 \text{ V}, I_D = -10 \text{ A}$	-	0.01310	0.01600	
Forward transconductance ^a	g_{fs}	$V_{DS} = -15 \text{ V}, I_D = -15 \text{ A}$	-	64	-	S
Dynamic ^b						
Input capacitance	C_{iss}	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	5860	-	pF
Output capacitance	C_{oss}		-	412	-	
Reverse transfer capacitance	C_{rss}		-	395	-	
C_{rss}/C_{iss} ratio			-	0.068	-	
Total gate charge	Q_g	$V_{DS} = -15 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -10 \text{ A}$	-	56.5	85	nC
			-	30.5	46	
Gate-source charge	Q_{gs}	$V_{DS} = -15 \text{ V}, V_{GS} = -2.5 \text{ V}, I_D = -10 \text{ A}$	-	9.6	-	
Gate-drain charge	Q_{gd}		-	13.6	-	
Gate resistance	R_g	$f = 1 \text{ MHz}$	0.7	3	5.5	Ω
Turn-on delay time	$t_{d(\text{on})}$	$V_{DD} = -15 \text{ V}, R_L = 1.5 \Omega, I_D \approx -10 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_g = 1 \Omega$	-	25	50	ns
Rise time	t_r		-	40	80	
Turn-off delay time	$t_{d(\text{off})}$		-	120	240	
Fall time	t_f		-	33	66	
Drain-Source Body Diode Characteristics						
Continuous source-drain diode current	I_S	$T_C = 25^\circ\text{C}$	-	-	47.3	A
Pulse diode forward current	I_{SM}		-	-	150	
Body diode voltage	V_{SD}	$I_S = -5 \text{ A}, V_{GS} = 0 \text{ V}$ $I_F = -10 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}, T_J = 25^\circ\text{C}$	-	-0.75	-1.1	V
Body diode reverse recovery time	t_{rr}		-	32	64	ns
Body diode reverse recovery charge	Q_{rr}		-	30	60	nC
Reverse recovery fall time	t_a		-	16	-	ns
Reverse recovery rise time	t_b		-	16	-	





Notes

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
- b. Guaranteed by design, not subject to production testing.



Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Gate-Current vs. Gate-Source Voltage

Gate-Current vs. Gate-Source Voltage

Output Characteristics

Transfer Characteristics

On-Resistance vs. Drain Current and Gate Voltage

Capacitance

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Gate Charge

On-Resistance vs. Junction Temperature

Source-Drain Diode Forward Voltage

Threshold Voltage

On-Resistance vs. Gate-to-Source Voltage

Single Pulse Power, Junction-to-Ambient


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Safe Operating Area, Junction-to-Ambient

Power, Junction-to-Case

Current Derating a

Power, Junction-to-Ambient
Note

- The power dissipation P_D is based on T_J max. = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)

Normalized Thermal Transient Impedance, Junction-to-Ambient

Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?67807.


PowerPAK® 1212-8, (Single / Dual)


Notes

1. Inch will govern
- [2] Dimensions exclusive of mold gate burrs
3. Dimensions exclusive of mold flash and cutting burrs



Backside view of single pad




Backside view of dual pad

DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	0.97	1.04	1.12	0.038	0.041	0.044
A1	0.00	-	0.05	0.000	-	0.002
b	0.23	0.30	0.41	0.009	0.012	0.016
c	0.23	0.28	0.33	0.009	0.011	0.013
D	3.20	3.30	3.40	0.126	0.130	0.134
D1	2.95	3.05	3.15	0.116	0.120	0.124
D2	1.98	2.11	2.24	0.078	0.083	0.088
D3	0.48	-	0.89	0.019	-	0.035
D4	0.47 typ.			0.0185 typ		
D5	2.3 typ.			0.090 typ		
E	3.20	3.30	3.40	0.126	0.130	0.134
E1	2.95	3.05	3.15	0.116	0.120	0.124
E2	1.47	1.60	1.73	0.058	0.063	0.068
E3	1.75	1.85	1.98	0.069	0.073	0.078
E4	0.034 typ.			0.013 typ.		
e	0.65 BSC			0.026 BSC		
K	0.86 typ.			0.034 typ.		
K1	0.35	-	-	0.014	-	-
H	0.30	0.41	0.51	0.012	0.016	0.020
L	0.30	0.43	0.56	0.012	0.017	0.022
L1	0.06	0.13	0.20	0.002	0.005	0.008
θ	0°	-	12°	0°	-	12°
W	0.15	0.25	0.36	0.006	0.010	0.014
M	0.125 typ.			0.005 typ.		

ECN: S16-2667-Rev. M, 09-Jan-17

DWG: 5882

RECOMMENDED MINIMUM PADS FOR PowerPAK® 1212-8 Single



Recommended Minimum Pads
Dimensions in Inches/(mm)

[Return to Index](#)



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for MOSFET category:

Click to view products by Vishay manufacturer:

Other Similar products are found below :

[614233C](#) [648584F](#) [IRFD120](#) [JANTX2N5237](#) [2N7000](#) [FCA20N60_F109](#) [FDZ595PZ](#) [2SK2545\(Q,T\)](#) [405094E](#) [423220D](#)
[TPCC8103,L1Q\(CM](#) [MIC4420CM-TR](#) [VN1206L](#) [614234A](#) [715780A](#) [NTNS3166NZT5G](#) [SSM6J414TU,LF\(T](#) [751625C](#)
[IPS70R2K0CEAKMA1](#) [BUK954R8-60E](#) [DMN3404LQ-7](#) [NTE6400](#) [SQJ402EP-T1-GE3](#) [2SK2614\(TE16L1,Q\)](#) [2N7002KW-FAI](#)
[DMN1017UCP3-7](#) [EFC2J004NUZTDG](#) [ECH8691-TL-W](#) [FCAB21350L1](#) [P85W28HP2F-7071](#) [DMN1053UCP4-7](#) [NTE221](#) [NTE2384](#)
[NTE2903](#) [NTE2941](#) [NTE2945](#) [NTE2946](#) [NTE2960](#) [NTE2967](#) [NTE2969](#) [NTE2976](#) [NTE455](#) [NTE6400A](#) [NTE2910](#) [NTE2916](#) [NTE2956](#)
[NTE2911](#) [TK10A80W,S4X\(S](#) [SSM6P69NU,LF](#) [DMP22D4UFO-7B](#)