



TE0706 TRM

Revision v.78

Exported on 2025-02-14

Online version of this document:

<https://wiki.trenz.local/display/PD/TE0706+TRM>

1 Table of Contents

1	Table of Contents	2
2	Table of Figures	4
3	Table of Tables	5
4	Overview	6
4.1	Key Features	6
4.2	Block Diagram	7
4.3	Main Components	7
4.4	Initial Delivery State	8
4.5	Configuration Signals	8
5	Signals, Interfaces and Pins	9
5.1	Board to Board (B2B) I/Os	9
5.2	On-board Connector	10
5.3	JTAG/UART Interface Base	10
5.4	SD Card Socket	13
5.5	USB2.0 connector	14
5.6	RJ45 Gigabit Ethernet Connectors	15
5.7	MIO Pins	16
6	On-board Peripherals	18
6.1	4-bit DIP-switch	18
6.2	VCC Selection Jumpers	19
6.3	RTC Buffer Voltage Supply Header	21
6.4	Push Button	21
6.5	Gigabit Ethernet PHY	21
6.6	SDIO Port Expander	22
7	Power and Power-On Sequence	24
7.1	Power Supply	24
7.2	Power Consumption	24
7.3	Power Distribution Dependencies	24
7.4	Power Rails	25
8	Board to Board Connectors	29
8.1	Connector Mating height	29
8.2	Connector Speed Ratings	30
8.3	Current Rating	30
8.4	Connector Mechanical Ratings	30
9	Technical Specifications	31
9.1	Absolute Maximum Ratings	31
9.2	Recommended Operating Conditions	31
9.3	Physical Dimensions	31
10	Currently Offered Variants	33
11	Revision History	34

11.1	Hardware Revision History	34
11.2	Document Change History.....	35
12	Disclaimer.....	36
12.1	Data Privacy.....	36
12.2	Document Warranty.....	36
12.3	Limitation of Liability.....	36
12.4	Copyright Notice	36
12.5	Technology Licenses.....	36
12.6	Environmental Protection	36
12.7	REACH, RoHS and WEEE	37

2 Table of Figures

Figure 1: TE0706 block diagram	7
Figure 2: TE0706 main components	7
Figure 3: User DIP-switch S1	19
Figure 4: Base-board supply-voltages (VCCIOA, VCCIOB, VCCIOC, SD_VCCA) selection jumpers	21
Figure 5: Power Distribution	25
Figure 6: Physical Dimension	32
Figure 7: Board hardware revision number.	34

3 Table of Tables

Table 1: Initial delivery state of programmable devices on the module.....	8
Table 2: Boot process.....	8
Table 3: Reset process.	8
Table 4: Board to Board signals.....	9
Table 5: Overview of PL IO signals, SoMs interfaces and control signals connected to the on-board connectors.....	10
Table 6: JTAG interface Base	11
Table 7: XMOD adapter board DIP-switch positions for voltage configuration	12
Table 8: SD IO interface signals	13
Table 9: USB2.0 interface signals and connections.....	14
Table 10: RJ45 connectors J2	15
Table 11: RJ45 connectors J3	16
Table 12: MIOs pins	16
Table 13: On board peripherals	18
Table 14: DIP-switch SoM configuration settings	18
Table 15: VCCIO jumper settings	20
Table 16: SD Card jumper settings	20
Table 17: RJ45 connectors.....	21
Table 18: SDIO Port Expander	22
Table 19: Power Consumption	24
Table 20: Power pin description of B2B module connectors.....	25
Table 21: Power Pin description of on-board connector.	26
Table 22: Power Pin description of VCCIO selection jumper pin header.....	27
Table 23: Main Power jack and pins description.	27
Table 24: Power pin description of peripheral connector.	27
Table 25: Power pin description of XMOD/JTAG Connector.	28
Table 26: Connectors.	29
Table 27: Speed rating.	30
Table 28: Power System absolute maximum ratings.....	31
Table 29: Recommended operating conditions.	31
Table 30: Trenz Electronic Shop Overview	33
Table 31: Hardware Revision History	34
Table 32: Document change history.	35

4 Overview

The Trenz Electronic TE0706 Carrier Board provides functionalities for testing, evaluation and development purposes of company's 4 x 5 cm SoMs. The Carrier Board is equipped with various components and connectors for different configuration setups and needs. The interfaces of the SoM's functional units and PL I/O-banks are connected via board-to-board connectors to the Carrier Board's components and connectors for easy user access.

See "[4 x 5 SoM Carriers](#)"¹ page for more information about supported 4 x 5 cm SoMs.

Refer to <http://trenz.org/te0706-info> for the current online version of this manual and other available documentation.

4.1 Key Features

- 3 x Samtec LSHM Series Board to Board Connectors
- VG96 connector (mounting holes and solder pads, J6¹) and 50-pin IDC male connector socket (J5) for access to PL I/O-bank pins
- USB2.0 type A connector, or optionally Micro USB 2.0 connector
- 1 x RJ45 GbE MagJack (J3), connected via MDI to B2B connector JB1
- 1 x Marvell Alaska 88E1512 GbE PHY, providing Ethernet interface in conjunction with RJ45 GbE MagJack (J2)
- 4 A High-Efficiency Power SoC DC-DC Step-Down Converter (Enpirion EN6347) for 3.3V power supply
- XMOD JTAG- / UART-header JX1
- Micro SD card socket
- SDIO port expander with voltage-level translation and jumper (J13) for selection of SDIO voltage on SoM side
- DIP-switches S1 to set SoM's control signals
- 1 x user-push button (S2), by default configured as system reset button
- 3 x VCCIO selection jumper J10, J11 and J12 to set SoM's PL I/O-bank voltages
- 5V power supply barrel jack

Additional assembly options are available for cost or performance optimization upon request.

¹) No longer delivered within board. Needs to be ordered separately. Refer to [PCN-20231106 TE0706-03 BOM Change](#)² for more information.

¹ <https://wiki.trenz.local/display/PD/4+x+5+SoM+Carriers>

² <https://wiki.trenz-electronic.de/display/PD/PCN-20231106+TE0706-03+BOM+Change>

4.2 Block Diagram




Figure 1: TE0706 block diagram

4.3 Main Components




Figure 2: TE0706 main components

1. 5V power connector jack, J1
2. Reset switch, S2
3. USB2.0 type A receptacle, J7
4. Micro SD card socket with Card Detect, J4
5. 50 pin IDC male connector, J5
6. 1000Base-T Gigabit RJ45 Ethernet MagJack, J3
7. 1000Base-T Gigabit RJ45 Ethernet MagJack, J2
8. XMOD JTAG- / UART-header, JX1
9. User DIP-switch, S1
10. VCCIO selection jumper block, J10 - J12
11. External connector (VG96) placeholder, J6
12. Samtec Razor Beam™ LSHM-150 B2B connector, JB1
13. Samtec Razor Beam™ LSHM-150 B2B connector, JB2
14. Samtec Razor Beam™ LSHM-130 B2B connector, JB3
15. SoM SDIO voltage selection jumper, J13

4.4 Initial Delivery State

There is no hardware component to be programmed on the carrier.

Storage device name	Content	Notes
---	---	---

Table 1: Initial delivery state of programmable devices on the module

Board is shipped in following configuration:

- VCCIO voltage selection jumpers are all set to 1.8 V.
- S2 switch configured as reset button.

Different delivery configurations are available upon request.

4.5 Configuration Signals

Signal	Designator	B2B	State	Description	Note
MODE	S1-3	JB1-31	ON	Drive SoM SC CPLD pin 'MODE' low.	Usually SD-Boot
			OFF	Leave SoM SC CPLD pin 'MODE' open.	Usually QSPI-Boot
EN1	S1-4	JB1-27	ON	Drive SoM SC CPLD pin 'EN1' low.	Usually used to enable/disable FPGA core-voltage supply. (Depends also on SoM's SC CPLD firmware). Note: Power-on sequence will be intermitted if S1-4 is set to OFF and if functionality is supported by SoM.
			OFF	Drive SoM SC CPLD pin 'EN1' high.	

Table 2: Boot process.

There is a user push button which is used for RESET signal.

Signal	Designator	B2B	Note
RESIN	S2	JB2-17	Aktive Low

Table 3: Reset process.

5 Signals, Interfaces and Pins

5.1 Board to Board (B2B) I/Os

With the TE0706 Carrier Board's Board-to-Board Connectors (B2B) the MIO- and PL I/O-bank's pins and further interfaces of the mounted SoM can be accessed. A large quantity of these I/Os are also usable as LVDS-pairs. The connectors provide also VCCIO voltages to operate the I/Os properly.

Following table gives a summary of the available I/Os, interfaces and LVDS-pairs of the B2B connectors JB1, JB2 and JB3:

B2B Connector	Interfaces	Count of I/Os	Notes
JB1	User I/O	48 single ended or 24 differential	-
		8 single ended	MIO with Zynq Modules
	GbE MagJack J3 MDI	8	-
	SD IO	6	-
	SoM control signals	5	EN1, PGOOD, MODE, NOSEQ, PRPGMODE
JB3	GbE PHY U6 RGMII	18	-
	USB2.0 (OTG, device and host mode)	5	-
JB2	User I/O	18 single ended	-
		48 single ended or 24 differential	-
	JTAG	4	-
	SoM control signals	1	RESIN

B2B Connector	Interfaces	Count of I/Os	Notes
	GbE MagJack J3 LEDs	2	-

Table 4: Board to Board signals

5.2 On-board Connector

The TE0706 Carrier Board has a 50-pin IDC male connector J5 and soldering pads as place-holder to mount a VG96 connectors J6 to get access the PL I/O-bank's pins and further interfaces of the mounted SoM. With these connectors, SoM's PL-I/Os are available to the user, a large quantity of these I/Os are also usable as differential pairs.

Following table gives a summary of the pin-assignment, available interfaces and functional I/Os of the connectors J5 and J6:

On-board Connector	Control Signals and Interfaces	Count of I/Os	Notes
J5	User I/O	18 single ended	-
		14 single ended or 7 differential	-
	MIO	8	-
	GbE MagJack J2 LEDs	2	-
J6	User I/O	82 single ended or 41 differential	-
	SoM control signals	2	'PGOOD', 'NOSEQ'

Table 5: Overview of PL IO signals, SoMs interfaces and control signals connected to the on-board connectors.

5.3 JTAG/UART Interface Base

JTAG/UART access to the TE0706 carrier is available through XMOD header JX1, which has a 'XMOD FTDI JTAG Adapter'-compatible pin-assignment. This header provides also a UART interface, usually established by MIO-pins of the PS-bank of the mounted SoM's Zynq device. XMOD USB2.0 to JTAG/UART adapter TE0790 is provided by Trenz Electronic. More information is available [here](https://wiki.trenz-electronic.de/display/PD/TE0790+TRM)³. Devices of the mounted SoM can be programed via USB2.0 interface.

³ <https://wiki.trenz-electronic.de/display/PD/TE0790+TRM>

XMOD Designator	D e s i g n a t o r	B2B Pin	XMOD Header JX1	Note
3.3V	-	-	JX1-5	NC
A	M I O 1 5	JB1-86	JX1-3	UART Txd - (transmit line)
B	M I O 1 4	JB1-91	JX1-7	UART Rxd - (receive line)
C	T C K - B	JB2-100	JX1-4	JTAG-TCK
D	T D O - B	JB2-98	JX1-8	JTAG-TDO
E	X M O D - E	-	-	NC

XMOD Designator	D e s i g n a t o r	B2B Pin	XMOD Header JX1	Note
F	T D I - B	JB2-96	JX1-10	JTAG-TDI
G	X M O D - G	-	-	NC
H	T M S - B	JB2-94	JX1-12	JTAG-TMS
VIO	V C C J T A G	JB2-92	JX1-6	VIO is connected to 3.3V which is supplied by carrier

Table 6: JTAG interface Base

When using XMOD FTDI JTAG Adapter TE0790, the adapter-board's VIO will be sourced by the mounted SoM's 'VCCJTAG' (pin JB2-92). Set the DIP-switch with the setting:

XMOD DIP-switches	Position
Switch 1	ON

XMOD DIP-switches	Position
Switch 2	OFF
Switch 3	OFF
Switch 4	ON

Table 7: XMOD adapter board DIP-switch positions for voltage configuration

Use AMD compatible TE0790 adapter board (designation TE-0790-xx with out 'L') to program the AMD Zynq devices.
The TE0790 adapter board's CPLD have to be configured with the **Standard** variant of the firmware. Refer to the [TE0790 Resources Site](#)⁴ for further information and firmware download.

5.4 SD Card Socket

The SD Socket is routed to the on-board Texas Instruments TXS02612 SDIO port expander U4. This IC provides a necessary VDD/VCCIO translation between the MicroSD Card socket J4 (3.3V) and the SoM's Zynq device MIO-bank (1.8V/3.3V depending on Module, compare [jumper J13](#)):

SD IO Signal Schematic Name	Connected to	Note
eSD_DAT0	U4-18	SD IO data
eSD_DAT1	U4-16	SD IO data
eSD_DAT2	U4-23	SD IO data
eSD_DAT3	U4-22	SD IO data
eSD_CLK	U4-19	SD IO clock
eSD_CMD	U4-20	SD IO command
MIO0	J5-29	Card Detect signal

Table 8: SD IO interface signals

⁴ <https://wiki.trenz-electronic.de/display/PD/TE0790+Resources>

5.5 USB2.0 connector

TE0706-03 board has one physical USB2.0 type A socket J7, the differential data signals of the USB2.0 socket are routed to the B2B connector JB3, where they can be accessed by the corresponding USB2.0 PHY transceiver of the mounted SoM.

There is also the option to equip the board with a Micro USB 2.0 type B (receptacle) socket (J8) to the board as alternative fitting option. With this fitting option (Micro USB2.0 type B), the USB2.0 interface can also be used for Device mode, OTG and Host Modes.

For USB2.0 Host mode, the Carrier Board is additionally equipped with a power distribution switch U5 to provide the USB2.0 interface with the USB supply voltage USB-VBUS with nominal value of 5V. OTG mode is not available with USB2.0 Type A socket.

Following table gives an overview of the USB2.0 connector signals:

USB2.0 Signal Schematic Name	B 2 B	Connecte d to (type A)	Connected to (optional replacement for type A J7)	Note
OTG-D_N	J B 2- 4 8	J7-2	J8-2	USB2.0 data
OTG-D_P	J B 2- 5 0	J7-3	J8-3	USB2.0 data
OTG-ID	J B 2- 5 2	NC	J8-4	Ground this pin for A-Device (host), left floating this pin for B-Device (peripheral).
VBUS_V_EN	J B 2- 5 4	U5-4	U5-4	Enable USB-VBUS.
USB-VBUS	J B 2-	J7-1	J8-1	USB supply voltage in Host mode.

USB2.0 Signal Schematic Name	B 2 B	Connected to (type A)	Connected to (optional replacement for type A J7)	Note
	5 6			

Table 9: USB2.0 interface signals and connections

5.6 RJ45 Gigabit Ethernet Connectors

The TE0706 Carrier Board is equipped with two Gigabit Ethernet ports. One of them (J2) is routed to Marvell Alaska 88E1512 Gigabit Ethernet PHY (U6). The GbE MegJack J2 has two integrated LEDs (both green), its signals are routed as MDI (Media Dependent Interface) to the GbE PHY. The MegJack J3 is connected via MDI directly to the B2B connector JB1. There is usually a corresponding Gigabit Ethernet PHY on 4 x 5 SoMs (e.g. TE0715 or TE0720), which can be used in conjunction with the baseboard MagJack J3.

MegJack J2	Signal	Connected to
J2-2	PHY2_MDI0_P	U6-28
J2-3	PHY2_MDI0_N	U6-27
J2-4	PHY2_MDI1_P	U6-24
J2-5	PHY2_MDI1_N	U6-23
J2-6	PHY2_MDI2_P	U6-22
J2-7	PHY2_MDI2_N	U6-21
J2-8	PHY2_MDI3_P	U6-18
J2-9	PHY2_MDI3_N	U6-17
J2 Green MegJack LED	PHY_LED0	U6-14
J2 Green MegJack LED	PHY_LED1	U6-13

Table 10: RJ45 connectors J2

MegJack J3	Signal	B2B
J3-2	PHY_MDI0_P	JB1-3
J3-3	PHY_MDI0_N	JB1-5
J3-4	PHY_MDI1_P	JB1-9
J3-5	PHY_MDI1_N	JB1-11
J3-6	PHY_MDI2_P	JB1-15
J3-7	PHY_MDI2_N	JB1-17
J3-8	PHY_MDI3_P	JB1-21
J3-9	PHY_MDI3_N	JB1-23
J3 Green MegJack LED	ETH_LED1	JB2-90
J3 Yellow MegJack LED	ETH_LED2	JB2-99

Table 11: RJ45 connectors J3

5.7 MIO Pins

Signal (MIO Pin)	Connected to	B2B	Notes
MIO0	micro SD-Card, J5-29	JB1-88	Card detect
MIO9	J5-30	JB1-92	
MIO10	J5-28	JB1-96	I ² C clock line
MIO11	J5-27	JB1-94	I ² C data line
MIO12	J5-26	JB1-100	
MIO13	J5-25	JB1-98	

Signal (MIO Pin)	Connected to	B2B	Notes
MIO14	XMOD, J5-32	JB1-91	UART
MIO15	XMOD, J5-31	JB1-86	
6 x MIO	SD-Card	JB1	B2B positions see SDIO Port Expander (see page 22). MIO positions depend on attached SoM.

Table 12: MIOs pins

6 On-board Peripherals

Chip/Interface	Designator	Notes
4-bit DIP-switch (see page 18)	S1	Bit 1 not connected
VCC Selection Jumper (see page 0)	J10-J13	VCCIOA, VCCIOB, VCCI OC, SD_VCCA
RTC Buffer Voltage Supply Header (see page 21)	J9	
Push Button (see page 21)	S2	
Gigabit Ethernet PHY (see page 21)	U6	
SDIO Port Expander (see page 22)	U4	

Table 13: On board peripherals

6.1 4-bit DIP-switch


Table below describes DIP-switch S1 settings for configuration of the mounted SoM:

Switch	Signal Name	ON	OFF	Notes
S1-1	-	-	-	Not connected.
S1-2	PROG MODE	JTAG enabled for programing mounted SoM's Zynq-SoC.	JTAG enabled for programing mounted SoM's SC-CPLD.	-
S1-3	MODE	Drive SoM SC CPLD pin 'MODE' low. (SD-Boot)	Leave SoM SC CPLD pin 'MODE' open. (QSPI-Boot)	Boot mode configuration, if supported by SoM. (Depends also on SoM's SC-CPLD firmware).

Switch	Signal Name	ON	OFF	Notes
S1-4	EN1	Drive SoM SC CPLD pin 'EN1' low.	Drive SoM SC CPLD pin 'EN1' high.	Usually used to enable/disable FPGA core-voltage supply. (Depends also on SoM's SC CPLD firmware). Note: Power-on sequence will be intermitted if S1-4 is set to OFF and if functionality is supported by SoM.

Table 14: DIP-switch SoM configuration settings

Note: Compared to the former revision 02 of this board, the DIP-switch is rotated by 180° due to routing issues.


Figure 3: User DIP-switch S1

6.2 VCC Selection Jumpers

Note: The corresponding PL I/O-bank supply-voltages of the 4 x 5 SoM to the selectable base-board voltages VCCIOA, VCCIOB and VCCIOC are depending on the mounted 4 x 5 SoM and varying in order of the used model.

Refer to the SoM's schematic for information about the specific pin assignments on module's B2B-connectors regarding the PL I/O-bank supply-voltages and to the [4 x 5 Module integration Guide](https://wiki.trenz-electronic.de/display/PD/4x5+Module+Integration+Guide)⁵ for VCCIO voltage options.

⁵ <https://wiki.trenz-electronic.de/display/PD/4x5+Module+Integration+Guide>

The Carrier Board VCCIO for the PL I/O-banks of the mounted SoM are selectable by the jumpers J10, J11 and J12. Following table describes how to configure the VCCIO of the SoM's PL I/O-banks with jumpers:

Voltage Level	Supply Voltage by Jumper		Supply Voltage by 0-Ohm Resistor		Supply Connector Pin	Supplied Connector Pin
	1.8V	3.3V	1.8V	3.3V		
VCCIOA	J10: 1-2, 3	J10: 1, 2-3	-	R20	J6-B32	JB1-10, JB1-12
VCCIOB	J11: 1-2, 3	J11: 1, 2-3	R29	R21	-	JB2-6
VCCIOC	J12: 1-2, 3	J12: 1, 2-3	R30	R22	J6-B1	JB2-8, JB2-10

Table 15: VCCIO jumper settings

Only one supply-source is allowed to configure the base-board supply-voltages, either by jumper, by 0-Ohm-resistor or by connector J6. If a supply-voltage is configured by 0-Ohm-resistor or connector J6, then the corresponding configuration-jumper has to be removed. There aren't 0-Ohm-resistors and supply-voltages by connector J6 allowed if the corresponding base-board supply-voltage is configured by jumper. Vice versa jumpers and 0-Ohm-resistors have to be removed if supplying corresponding base-board supply-voltage by connector J6.

Note: If supplying base-board supply-voltages by connector J6, the module's internal 3.3V voltage-level on pins 9 and 11 of B2B-connector JB2 has to be reached stable state.

Take care of the VCCO voltage ranges of the particular PL IO-banks (HR, HP) of the mounted SoM, otherwise damages may occur to the FPGA. Therefore, refer to the TRM of the mounted SoM to get the specific information of the voltage ranges.
It is recommended to set and measure the PL IO-bank supply-voltages before mounting of TE 4 x 5 module to avoid failures and damages to the functionality of the mounted SoM.

The SDIO voltage on the SoM side can be selected by jumper J13.

Voltage Level	Supply Voltage by Jumper		Supplied Connector Pin
	1.8V	3.3V	
SD_VCCA	J13: 1-2, 3	J13: 1, 2-3	U4-5

Table 16: SD Card jumper settings




Figure 4: Base-board supply-voltages (VCCIOA, VCCIOB, VCCIOC, SD_VCCA) selection jumpers

6.3 RTC Buffer Voltage Supply Header

The buffer voltage of the SoM's RTC can be supplied through the header J9 (VBAT-pin). Refer to the SoM's TRM for recommended voltage range and absolute maximum ratings.

6.4 Push Button

The Carrier Board's push button S2 is connected to the 'RESIN' signal, the function of the button is to trigger a reset of the mounted SoM by driving the reset-signal 'RESIN' to ground.

6.5 Gigabit Ethernet PHY

The TE0706 Carrier Board is equipped with a Marvell Alaska 88E1512 Gigabit Ethernet PHY (U6), which provides in conjunction with the Gigabit Ethernet MagJack J2 a 1000Base-T Ethernet (GbE) interface. The Ethernet PHY RGMII interface is connected to the B2B connector JB3, where they can be accessed by the mounted SoM's PS bank. The I/O Voltage is fixed at 1.8V. Reference clock input of the PHY is supplied from the on-board 25.000000 MHz oscillator (U7), the 125MHz output clock signal *CLK125' is connected to the B2B connector pin JB3-32.

PHY U6 pins	B2B-pin	Notes
ETH-MDC/ETH-MDIO	JB3-49, JB3-51	-
PHY_LED0	-	Connected to GbE MagJack J2 LED0 (green). Also connected to J5-24 (PHY_LED0_CON).
PHY_LED1	-	Connected to GbE MagJack J2 LED1 (green). Also connected to J5-23 (PHY_LED1_CON).
PHY_INT	JB3-33	-
CONFIG	JB3-60	-
CLK125	JB3-32	PHY Clock (125 MHz) output.

PHY U6 pins	B2B-pin	Notes
ETH-RST	JB3-53	-
RGMII	JB3-31 JB3-37 - JB-44 JB3-47 JB3-57 - JB-59	Reduced Gigabit Media Independent Interface. 12 pins. ETH-RXCK is connected via 00hm to JB3-31 (R18)and JB3-58 (R19). Usage depends on Module and AMD IP restrictions In case of performance problems remove 00hm resistor from the unused Pin.
SGMII	-	Serial Gigabit Media Independent Interface. Not connected.
MDI	-	Media Dependent Interface. Connected to Gigabit Ethernet MagJack J2 .

Table 17: RJ45 connectors

6.6 SDIO Port Expander

The TE0706 Carrier Board is equipped with a Texas Instruments [TXS02612](#)⁶ SDIO Port Expander, which is needed for voltage translation due to different voltage levels of the Micro SD Card and the PS MIO-bank of the Zynq device of the mounted SoM. The Micro SD Card has 3.3V signal voltage level, but the PS MIO-bank on the AMD Zynq module has VCCIO of 1.8V or 3.3V depending on the attached module. This has to be selected by [J13](#).

SD-Card Signal Schematic Name	SD-Card Connected to	Connect ed to	SD IO Signal Schematic Name	B2B	Note
eSD_DAT0	U4-18	U4-6	SD_DAT0	JB1-24	SD IO data
eSD_DAT1	U4-16	U4-7	SD_DAT1	JB1-22	SD IO data

⁶ <http://www.ti.com/product/txs02612>

SD-Card Signal Schematic Name	SD-Card Connected to	Connect ed to	SD IO Signal Schematic Name	B2B	Note
eSD_DAT2	U4-23	U4-1	SD_DAT2	JB1-20	SD IO data
eSD_DAT3	U4-22	U4-3	SD_DAT3	JB1-18	SD IO data
eSD_CLK	U4-19	U4-9	SD_CLK	JB1-28	SD IO clock
eSD_CMD	U4-20	U4-4	SD_CMD	JB1-26	SD IO command
MIO0	-	-	-	JB1-88	Card Detect signal

Table 18: SDIO Port Expander

7 Power and Power-On Sequence

7.1 Power Supply

Power supply with minimum current capability of 3A for system startup is recommended.

7.2 Power Consumption

The maximum power consumption of the Carrier Board depends mainly on the mounted SoM's FPGA design running on the Zynq device.

AMD provide a power estimator excel sheets to calculate power consumption. It's also possible to evaluate the power consumption of the developed design with Vivado. See also Trenz Electronic Wiki [FAQ](#)⁷.

Power Input Pin	Typical Current
VIN	TBD*
VBAT	TBD*

Table 19: Power Consumption

* TBD - To Be Determined.

Power supply with minimum current capability of 3A for system startup is recommended.

To avoid any damage to the module, check for stabilized on-board voltages and VCCIOs before put voltages on PL I/O-banks and interfaces. All I/Os should be tri-stated during power-on sequence.

7.3 Power Distribution Dependencies

The Carrier Board needs one single power supply voltage with a nominal value of 5V. Following diagram shows the distribution of the input voltage '5VIN' to the on-board components on the mounted SoM:

⁷ <https://wiki.trenz-electronic.de/display/PD/FAQ>




Figure 5: Power Distribution

7.4 Power Rails

The voltage direction of the power rails is directed at on-board connectors' view:

Module Connector (B2B) Designator	VCC / VCCIO	Direction	Pins	Notes
JB1	3.3V	Out	2, 4, 6, 14, 16	3.3V module supply voltage
	VCCIOA	Out	10, 12	PL IO-bank VCCIO
	M1.8VOUT	In	40	1.8V module output voltage
	VBAT	Out	80	RTC buffer voltage
JB2	1.8V	Out	2, 4	1.8V module supply voltage
	VCCIOB	Out	6	PL IO-bank VCCIO
	VCCIOC	Out	8, 10	PL IO-bank VCCIO
	M3.3VOUT	In	9, 11	3.3V module output voltage

Module Connector (B2B) Designator	VCC / VCCIO	Direction	Pins	Notes
	VCCJTAG	In	92	3.3V JTAG VCCIO
JB3	USB-VBUS	Out	56	USB Host supply voltage

Table 20: Power pin description of B2B module connectors.

On-board Connector Designator	VCC / VCCIO	Direction	Pins	Notes
J5	3.3V	Out	6, 45	3.3V module supply voltage
	M3.3VOUT	Out	5, 46	3.3V module output voltage
J6	VCCIOA	Out / In	B32	PL IO-bank VCCIO, depends on Jumper settings
	VCCIOC	Out / In	B1	PL IO-bank VCCIO, depends on Jumper settings
	M3.3VOUT	Out	C32	3.3V module output voltage
	3.3V	Out	C31	3.3V module supply voltage
	5VIN	Out	A1, A2	Carrier Board supply power

Table 21: Power Pin description of on-board connector.

Jumper / Header Designator	VCC / VCCIO	Direction	Pins	Notes
J10	VCCIOA	In	2	-
	1.8V	Out	1	-
	M3.3VOUT	Out	3	-
J11	VCCIOB	In	2	-
	1.8V	Out	1	-
	M3.3VOUT	Out	3	-
J12	VCCIOC	In	2	-
	1.8V	Out	1	-
	M3.3VOUT	Out	3	-

Table 22: Power Pin description of VCCIO selection jumper pin header

Main Power Jack and Pins Designator	VCC / VCCIO	Direction	Pins	Notes
J1	5VIN	In	1	Power Jack 2.1mm 90° SMD
J9	VBAT	In	1	Attention: Pin 2 connected to ground. VBAT voltage connected on this pin cause short-circuit.

Table 23: Main Power jack and pins description.

Peripheral Socket Designator	VCC / VCCIO	Direction	Pins	Notes
J7 / J8	USB-VBUS	In / Out	1	Direction depends on USB mode

Peripheral Socket Designator	VCC / VCCIO	Direction	Pins	Notes
J4	M3.3VOUT	Out	4	MikroSD Card socket VDD

Table 24: Power pin description of peripheral connector.

XMOD Header Designator	VCC / VCCIO	Direction	Pins	Notes
JX1	3.3V	-	5	not connected
	VIO	Out	6	connected to 'VCCJTAG' (pin JB2-92)

Table 25: Power pin description of XMOD/JTAG Connector.

8 Board to Board Connectors

These connectors are hermaphroditic. Odd pin numbers on the module are connected to even pin numbers on the baseboard and vice versa.

4 x 5 modules use two or three [Samtec Razor Beam LSHM connectors](#)⁸ on the bottom side.

- 2 x REF-189016-02 (compatible to LSHM-150-04.0-L-DV-A-S-K-TR), (100 pins, "50" per row)
- 1 x REF-189017-02 (compatible to LSHM-130-04.0-L-DV-A-S-K-TR), (60 pins, "30" per row) (depending on module)

8.1 Connector Mating height

When using the same type on baseboard, the mating height is 8mm. Other mating heights are possible by using connectors with a different height

Order number	Connector on baseboard	compatible to	Mating height
23836	REF-189016-01	LSHM-150-02.5-L-DV-A-S-K-TR	6.5 mm
	LSHM-150-03.0-L-DV-A-S-K-TR	LSHM-150-03.0-L-DV-A-S-K-TR	7.0 mm
23838	REF-189016-02	LSHM-150-04.0-L-DV-A-S-K-TR	8.0 mm
	LSHM-150-06.0-L-DV-A-S-K-TR	LSHM-150-06.0-L-DV-A-S-K-TR	10.0mm
26125	REF-189017-01	LSHM-130-02.5-L-DV-A-S-K-TR	6.5 mm
	LSHM-130-03.0-L-DV-A-S-K-TR	LSHM-130-03.0-L-DV-A-S-K-TR	7.0 mm
24903	REF-189017-02	LSHM-130-04.0-L-DV-A-S-K-TR	8.0 mm
	LSHM-130-06.0-L-DV-A-S-K-TR	LSHM-130-06.0-L-DV-A-S-K-TR	10.0mm

Table 26: Connectors.

⁸ <https://www.samtec.com/technical-specifications/Default.aspx?SeriesMaster=LSHM>

The module can be manufactured using other connectors upon request.

8.2 Connector Speed Ratings

The LSHM connector speed rating depends on the stacking height; please see the following table:

Stacking height	Speed rating
12 mm, Single-Ended	7.5 GHz / 15 Gbps
12 mm, Differential	6.5 GHz / 13 Gbps
5 mm, Single-Ended	11.5 GHz / 23 Gbps
5 mm, Differential	7.0 GHz / 14 Gbps

Table 27: Speed rating.

8.3 Current Rating

Current rating of Samtec Razor Beam™ LSHM B2B connectors is 2.0A per pin (2 adjacent pins powered).

8.4 Connector Mechanical Ratings

- Shock: 100G, 6 ms Sine
- Vibration: 7.5G random, 2 hours per axis, 3 axes total

9 Technical Specifications

9.1 Absolute Maximum Ratings

Parameter	Min	Max	Units	Reference Document
5VIN supply voltage	-0.3	7	V	MP5010A, EN6347QI, EN5311QI data sheet
Storage temperature	-55	+85	°C	Marvell 88E1512 data sheet

Table 28: Power System absolute maximum ratings

9.2 Recommended Operating Conditions

Operating temperature range depends also on customer design and cooling solution. Please contact us for options.

Parameter	Min	Max	Units	Reference Document
5VIN supply voltage	4.75	5.25	V	USB2.0 specification concerning 'VBUS' voltage
Operating temperature	-40	+85	°C	-

Table 29: Recommended operating conditions.

The TE0706 Carrier Board itself is capable to be operated at industrial grade temperature range (-40 °C ..+85 °C).

Please check the operating temperature range of the mounted SoM, which determine the relevant operating temperature range of the overall system.

9.3 Physical Dimensions

- Board size: PCB 100mm × 64.5mm. Notice that the USB type A socket on the left and the Ethernet RJ-45 jacks on the right are hanging slightly over the edge of the PCB making the total width of the longer side approximately 106mm. Please download the assembly diagram for exact numbers.
- Mating height of the module with standard connectors: 8mm
- PCB thickness: 1.65mm
- Highest parts on the PCB are USB type A socket and the Ethernet RJ-45 jacks, approximately 15mm. Please download the step model for exact numbers.

All dimensions are given in millimeters.




Figure 6: Physical Dimension

10 Currently Offered Variants

Trenz shop TE0728 overview page	
English page⁹	German page¹⁰

Table 30: Trenz Electronic Shop Overview

⁹ <https://shop.trenz-electronic.de/en/search?sSearch=TE0706>
¹⁰ <https://shop.trenz-electronic.de/de/search?sSearch=TE0706>

11 Revision History

11.1 Hardware Revision History

List of online PCNs can be found [here](#)¹¹.

Date	Revision	Notes	Documentation Link
2016-06-28	01	Prototypes	TE0706-01 ¹²
-	02	- First Production Release - Refer to Changes list in Schematic for further details in changes to REV01	TE0706-02 ¹³
2019-04-11	03	- all components are industrial temperature range - added SDIO Levelshifter	TE0706-03 ¹⁴

Table 31: Hardware Revision History

Hardware revision number can be found on the PCB board together with the module model number separated by the dash.



Figure 7: Board hardware revision number.

¹¹ <https://wiki.trenz.local/display/PD/TE0706+PCN>

¹² https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0706/REV01/Documents

¹³ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0706/REV02/Documents

¹⁴ https://shop.trenz-electronic.de/Download/?path=Trenz_Electronic/Modules_and_Module_Carriers/4x5/4x5_Carriers/TE0706/REV03/Documents

11.2 Document Change History

Date	Revision	Contributors	Description
 2024-06-20	v.78 (see page 6)	ED ¹⁵	Updated to PCN-20231106 more clearly.
2023-11-07	v.77	ED	- Changed Xilinx to AMD. - Updated to PCN-20231106.
2021-02-19	v.76	John Hartfiel	Note to PHY connection
2010-07-16	v.74	John Hartfiel	update Physical Dimensions
2019-05-27	v.73	Martin Rohrmüller	- Updated to REV03 - Updated to TRM v28
2018-06-03	v.66	John Hartfiel	Add note to DIP settings
2017-11-10	v.64	John Hartfiel	Replace B2B connector section
2017-11-09	v.60	Ali Naseri	TRM revision to new common style
2017-07-06	v.52	Ali Naseri, Jan Kumann	Hardware revision 02 specific changes.
2017-01-06	v.1	Ali Naseri	initial document to board revision 02
---	all	Ali Naseri ¹⁶ , ED ¹⁷ , John Hartfiel ¹⁸ , Jan Kumann ¹⁹ , Martin Rohrmüller ²⁰	---

Table 32: Document change history.

¹⁵ <https://wiki.trenz.local/display/~e.dyck>

¹⁶ <https://wiki.trenz.local/display/~a.naseri>

¹⁷ <https://wiki.trenz.local/display/~e.dyck>

¹⁸ <https://wiki.trenz.local/display/~j.hartfiel>

¹⁹ <https://wiki.trenz.local/display/~j.kumann>

²⁰ <https://wiki.trenz.local/display/~m.rohrmueller>

12 Disclaimer

12.1 Data Privacy

Please also note our data protection declaration at <https://www.trenz-electronic.de/en/Data-protection-Privacy>

12.2 Document Warranty

The material contained in this document is provided “as is” and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

12.3 Limitation of Liability

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

12.4 Copyright Notice

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

12.5 Technology Licenses

The hardware / firmware / software described in this document are furnished under a license and may be used / modified / copied only in accordance with the terms of such license.

12.6 Environmental Protection

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Modules Accessories](#) category:

Click to view products by [Trenz Electronic](#) manufacturer:

Other Similar products are found below :

[7010-0001](#) [AXXSTCPUCAR](#) [AXXRMFBU5](#) [FIS08301004G](#) [HFT for mounting KIT FN928X_FN929X](#) [98R3612003E](#) [GPS1-KTY9HH](#)
[GPS1-KEYYHH](#) [TEBF0808-05](#) [iDPM-eDP-R10](#) [ADLINK Aluminum nameplate](#) [A111](#) [DOCKV-RT101](#) [DOCKD-RTX6](#) [6001529](#) [A126](#)
[40222R](#) [850-10953-2AC](#) [1960073820N001](#) [20926110901](#) [2400014](#) [DC-ES-BKT](#) [PYCASE GREEN](#) [PYCASE BLUE](#) [FP15072_ZORYA-SC-](#)
[HEKLA](#) [20953000007](#) [RK-610AM,Black](#) [AX93299](#) [AX93292](#) [PCM-110-00A3E](#) [RAM-MOUNT-07E](#) [HPC-7242MB-00XE](#) [ASMB-FF3PX-](#)
[12A1E](#) [AMK-V004E](#) [96OT-MT-6901EB](#) [96KBM-1C](#) [PB4R](#) [DP-HDMI-R10](#) [850-33100](#) [Pycase Clear](#) [2000035665](#) [MWG-10](#) [AT-7802A](#)
[UGSM219-EG95E#UFL](#) [UGSM219-UG95E#SMA](#) [UGSM219-UG96#SMA](#) [UGSM219-UG96#UFL](#) [PB16A](#) [PB24HQ](#) [G4PB4](#)