

Multi-function voltage detectors with separate sense pin (Max:76V) and low consumption current(0.5μA)

■GENERAL DESCRIPTION

The XC6138 series are high accuracy voltage detectors that can be detected high voltage with sense pin separation and external delay capacitor adjustable type.

The maximum input voltage of the sense pin is 76V, and the detect voltage can be set between 2.3V to 20.0V. This series are capable to monitor high voltage directly and the release voltage can be set between 2.5V to 24.0V as well. Therefore, various combinations of detector voltage and release voltage can be selected.

Since there is no need to divide the voltage by resistance as before, it contributes to higher accuracy of detect/release voltage and lower consumption current of the divider resistor.

The delay time also can be adjusted externally with an external capacitor, and the ratio of detect/release time can be selected. The detect/release time can be set according to the application.

The sense pin is separated from the power input pin, which can maintain the output in the detection state even if the monitoring voltage drops to 0V.


■APPLICATIONS

- Battery voltage monitoring
- System power-on reset
- Microcontroller reset and malfunction monitoring
- Power failure detection


■FEATURES

Operating voltage range	: 2.2V ~ 6.0V
V _{SEN} voltage range	: 0.0V ~ 76.0V
Detect voltage range	: 2.3V ~ 20.0V
Release voltage range	: 2.5V ~ 24.0V (+5% ~ +50% of the detect Voltage)
Detect voltage accuracy	: ±1.5%(Ta=25°C), ±3.0%(Ta=-40°C~125°C)
Release voltage accuracy	: ±1.5%(Ta=25°C), ±3.0%(Ta=-40°C~125°C)
Temperature Characteristics	: ±50ppm/°C
Low supply current	: I _{DD} 0.5μA @ V _{DD} =2.2V I _{SEN} 0.15μA @ V _{SEN} =12V
Output type	: CMOS output or Nch open drain
Output logic	: H level or L level at detect
Function	: Adjustable detect/release delay time externally Selectable detect/release delay time ratio Manual Reset
Operating ambient temperature	: -40°C ~ 125°C
Packages	: DFN1515-6A (1.5 x 1.5 x 0.38mm) SOT-25 (2.8 x 2.9 x 1.3mm)
Environment friendly	: EU RoHS compliant, Pd free

■TYPICAL APPLICATION CIRCUIT




■TYPICAL PERFORMANCE CHARACTERISTICS




BLOCK DIAGRAMS

(1) B type : Active "H" / CMOS Output



* Diodes inside the circuit are an ESD protection diode and a parasitic diode.


(2) C type : Active "L" / CMOS Output




* Diodes inside the circuit are an ESD protection diode and a parasitic diode.

■ BLOCK DIAGRAMS (Continued)

(3) M type: Active "H" / Nch Open Drain



(4) N type: Active "L" / Nch Open Drain



PRODUCT CLASSIFICATION

●Ordering Information

XC6138①②③④⑤⑥-⑦

DESIGNATOR	ITEM	SYMBOL	DESCRIPTION
①	Type	B	Refer to Selection Guide ①
		C	
		M	
		N	
②	Delay Type /Manual Reset	A ~ H	Refer to Selection Guide ②
③④	Detect Voltage /Release Voltage	01 ~	Refer to Selection Guide ③④
⑤⑥-⑦ (*1)	Package (Order Unit)	6R-G	DFN1515-6A (5,000pcs/Reel)
		MR-G	SOT-25 (3,000pcs/Reel)

(*1) The “-G” suffix denotes Halogen and Antimony free as well as being fully EU RoHS compliant.

●Selection Guide ① : Type

Type ①	Output Configuration	Output Logic	Output Pin Name	Description
B	CMOS output	Active High	RESET	Output High level in detection state.
C		Active Low	RESETB	Output Low level in detection state.
M	Nch open drain	Active High	RESET	Output High level in detection state.
N		Active Low	RESETB	Output Low level in detection state.

●Selection Guide ② : Delay Type / Manual Reset

Delay Type ②	Delay Time Ratio (Release Delay:Detect Delay)	Release Delay time (Cd=0.01μF)	Detect Delay time (Cd=0.01μF)	Rp : Rn	Manual Reset function
A	1 : 0.000	10ms	$t_{DFO}^{(*2)}$	1443kΩ : 0kΩ	Yes
B	1 : 0.100	10ms	1ms	1443kΩ : 144.3kΩ	
C	1 : 0.125	10ms	1.25ms	1443kΩ : 180.4kΩ	
D	1 : 0.250	10ms	2.5ms	1443kΩ : 360.8kΩ	
E	1 : 0.500	10ms	5ms	1443kΩ : 721.5kΩ	
F	1 : 1.000	10ms	10ms	1443kΩ : 1443kΩ	
H	0 : 1.000	$t_{DR0}^{(*2)}$	10ms	0kΩ : 1443kΩ	Not available

(*2) t_{DFO} : Detect delay time when delay capacitance Cd is not connected.

t_{DR0} : Release delay time when delay capacitance Cd is not connected.

●Selection Guide ③④ : Product Code

The detect voltage and release voltage can be specified within the range shown in the below table.

Detect Voltage	Release Voltage	Hysteresis
2.3V ~ 10.0V (0.1V Increments) 10.5V ~ 20.0V (0.5V Increments)	2.5V ~ 10.0V (0.1V Increments) 10.5V ~ 20.0V (0.5V Increments) 21.0V ~ 24.0V (1.0V Increments)	5% ~ 50%(*3)


(*3) Set the detect/release voltage within the setting range of the hysteresis width.

●Standard part number


Supposed monitored line	Product Number	Output Configuration	Output Logic	Delay Time Ratio (Release Delay:Detect Delay)	Detect Voltage	Release Voltage	Hysteresis
USB / 5V	XC6138BH7D	CMOS output	Active High	0 : 1.000	5.5V	5.8V	5.5%
	XC6138NA37	Nch open drain	Active Low	1 : 0.000	4.0V	4.2V	5.0%
Li-ion 2cell	XC6138NA94	Nch open drain	Active Low	1 : 0.000	6.0V	6.3V	5.0%
Li-ion 3cell	XC6138NAM1				9.0V	9.5V	5.6%
Li-ion 4cell	XC6138NAP0				12.0V	13.0V	8.3%
Li-ion 5cell	XC6138NAPP				15.0V	16.0V	6.7%
12V	XC6138NANL	Nch open drain	Active Low	1 : 0.000	10.0V	10.5V	5.0%
	XC6138NAN0				9.5V	10.0V	5.3%
	XC6138NARJ				7.5V	9.7V	29.3%
	XC6138NCN0			1 : 0.125	9.5V	10.0V	5.3%
	XC6138NCRJ				7.5V	9.7V	29.3%
	XC6138NAL6	CMOS output	Active Low	1 : 0.000	8.7V	9.2V	5.7%
	XC6138CAN0			1 : 0.000	9.5V	10.0V	5.3%
	XC6138CCN0			1 : 0.125	9.5V	10.0V	5.3%
	XC6138CARJ			1 : 0.000	7.5V	9.7V	29.3%
	XC6138CCRJ			1 : 0.125	7.5V	9.7V	29.3%
15V	XC6138NAP0	Nch open drain	Active Low	1 : 0.000	12.0V	13.0V	8.3%
	XC6138NARZ				10.0V	13.0V	30.0%
20V	XC6138NAPZ	Nch open drain	Active Low	1 : 0.000	16.0V	17.0V	6.3%
	XC6138NAPN				14.5V	17.0V	17.2%
24V	XC6138NAQZ	Nch open drain	Active Low	1 : 0.000	20.0V	21.0V	5.0%
	XC6138NAQT				19.0V	20.0V	5.3%
	XC6138NASY				15.5V	20.0V	29.0%
	XC6138NAQE				17.5V	18.5V	5.7%

With regard to other voltage, please contact our sales representative.

PIN CONFIGURATION



DFN1515-6A
(BOTTOM VIEW)



SOT-25
(TOP VIEW)

PIN ASSIGNMENT

PIN NUMBER		PIN NAME	FUNCTIONS
DFN1515-6A	SOT-25		
1	3	Cd/MRB	Adjustable Pin for Delay Time / Manual Reset (Delay Type : A ~ F) Adjustable Pin for Delay Time (Delay Type : H)
2	2	V _{SS}	Ground
3	1	RESETB	Reset Output (Active "L")
		RESET	Reset Output (Active "H")
4	5	V _{SEN}	Voltage Sense
5	-	NC	No Connection
6	4	V _{DD}	Power Supply Input
7	-	EP	Exposed thermal pad. The Exposed pad is recommended to be connected to V _{SS} (Pin2)

FUNCTION CHART

Type	Output Configuration	Output Logic	Reset Output		
			Release State	Detection State or Manual RESET (V _{Cd/MRB} ≤ V _{MR})	Undefined State (V _{DD} < 2.2V)
C	CMOS output	Active Low	"H" (V _{DD})	"L" (V _{SS})	Undefined
B		Active High	"L" (V _{SS})	"H" (V _{DD})	Undefined
N	Nch open drain	Active Low	"H" (V _{pull} : High impedance)	"L" (V _{SS} : Low Impedance)	Undefined
M		Active High	"L" (V _{SS} : Low Impedance)	"H" (V _{pull} : High impedance)	Undefined

■ ABSOLUTE MAXIMUM RATINGS

PARAMETER		SYMBOL	RATINGS	UNITS
V _{DD} Pin Voltage		V _{DD}	-0.3 ~ 6.5	V
V _{SEN} Pin Voltage		V _{SEN}	-0.3 ~ 80.0	V
V _{SEN} Pin Surge Voltage		V _{SURGE}	90 ^{(*)3}	V
Cd/MRB Pin Voltage		V _{Cd/MRB}	V _{SS} - 0.3 ~ V _{DD} + 0.3 or 6.5 ^{(*)1}	V
Cd/MRB Pin Current ^{(*)4}		I _{Cd/MRB}	-20 ~ 20	mA
Output Current	CMOS	I _{RBOUT} / I _{ROUT}	-50 ~ 50	mA
	Nch open drain		50	mA
Power Dissipation (Ta=25°C)	DFN1515-6A	Pd	1000 (40mm x 40mm standard board) ^{(*)2}	mW
	SOT-25		950 (JESD51-7 board) ^{(*)2}	
Junction Temperature		T _j	-40 ~ 150	°C
Storage Temperature		T _{stg}	-55 ~ 150	°C

* All voltages are described based on the V_{SS}.

(*)1 The maximum value should be either V_{DD}+0.3V or 6.5V in the lowest.

(*)2 This is a reference data taken by using the test board.

Please refer to PACKAGING INFORMATION for the mounting condition.

(*)3 Transient ≤ 400ms

(*)4 When the following voltages are applied to the Cd/MRB pin, current flows outside the recommended operating range.

Take countermeasures by connecting a limiting resistor or similar so that the Cd/MRB pin current is within the recommended operating range.

- Delay type A : Cd/MRB "H" level voltage @ detect status
- Delay type H : Cd/MRB "L" level voltage @ release status

■ RECOMMENDED OPERATING CONDITIONS

PARAMETER		SYMBOL	MIN.	TYP.	MAX.	UNITS
V _{DD} Pin Voltage		V _{DD}	2.2	-	6.0	V
V _{SEN} Input Voltage		V _{SEN}	0.0	-	76.0	V
Cd/MRB Pin Voltage		V _{Cd/MRB}	0.0		V _{DD}	V
Nch open drain	Pull-up Voltage	V _{pull}	0.0	-	6.0	V
	Pull-up Resistance	I _{ROUT}	1	100	-	kΩ
Operating Ambient Temperature		T _{opr}	-40	-	125	°C
Junction Temperature		T _j	-40	-	125	°C
Cd Capacitor		Cd	OPEN	-	10000	nF

* All voltages are described based on the V_{SS}.

ELECTRICAL CHARACTERISTICS

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C≤Ta≤125°C(*6)			UNITS	CIRC UIT
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Operating Voltage	V _{DD}		2.2	-	6.0	2.2	-	6.0	V	①
V _{SEN} Input Voltage	V _{SEN}		0.0	-	76.0	0.0	-	76.0	V	
Detect Voltage	V _{DF}	V _{DF} =2.3V ~ 20.0V	V _{DF(T)} ×0.985	V _{DF(T)}	V _{DF(T)} ×1.015	V _{DF(T)} ×0.97	V _{DF(T)}	V _{DF(T)} ×1.03	V	
Release Voltage	V _{DR}	V _{DR} =2.5V ~ 24.0V	V _{DR(T)} ×0.985	V _{DR(T)}	V _{DR(T)} ×1.015	V _{DR(T)} ×0.97	V _{DR(T)}	V _{DR(T)} ×1.03	V	
Hysteresis Width	HYS	HYS=(V _{DR} -V _{DF})/V _{DF} ×100	HYS _(T) -2.3	HYS _(T)	HYS _(T) +2.3	HYS _(T) -2.4	HYS _(T)	HYS _(T) +2.4	%	
Temperature Characteristics	ΔV _{DF} / (ΔT _{opr} ・ V _{DF})	-40°C≤T _{opr} ≤125°C	-	±50	-	-	±50	-	ppm/°C	②
Supply Current 1	I _{DD1}	V _{SEN} =V _{DF} ×0.9, V _{DD} =2.2V	-	0.48	1.27	-	0.48	1.78	μA	
		V _{SEN} =V _{DF} ×0.9, V _{DD} =6.0V	-	0.50	1.30	-	0.50	1.8		
Supply Current 2	I _{DD2}	V _{SEN} =V _{DR} ×1.1, V _{DD} =2.2V	-	0.54	1.40	-	0.54	2.00		
		V _{SEN} =V _{DR} ×1.1, V _{DD} =6.0V	-	0.60	1.59	-	0.60	2.24		
SENSE Resistance	R _{SEN}	V _{DD} =6.0V, V _{SEN} =2.2V	12	80	-	7.3	80	-	MΩ	
Detect Delay Resistance	R _n	Delay Type : B V _{DD} =6.0V, V _{SEN} =0V V _{Cd} /MRB=6.0V	130	144.3	158	129	144.3	210	kΩ	④
		Delay Type : C V _{DD} =6.0V, V _{SEN} =0V V _{Cd} /MRB=6.0V	166	180.4	194	164	180.4	235		
		Delay Type : D V _{DD} =6.0V, V _{SEN} =0V V _{Cd} /MRB=6.0V	334	360.8	386	330	360.8	432		
		Delay Type : E V _{DD} =6.0V, V _{SEN} =0V V _{Cd} /MRB=6.0V	681	721.5	759	627	721.5	883		
		Delay Type : F, H V _{DD} =6.0V, V _{SEN} =0V V _{Cd} /MRB=6.0V	1361	1443	1522	1307	1443	1545		
Release Delay Resistance	R _p	Delay Type : A,B,C,D,E,F V _{DD} =6.0V, V _{SEN} =60.0V V _{Cd} /MRB=0V	1361	1443	1522	1307	1443	1545		
Release Delay Time(*4)	t _{DR0}	V _{DD} =6.0V, V _{SEN} =V _{DF} ×0.9→V _{DR} ×1.1	-	156.5	-	-	156.5	497	μs	⑤
Detect Delay Time(*5)	t _{DF0}	V _{DD} =6.0V, V _{SEN} = V _{DR} ×1.1→V _{DF} ×0.9	-	74.4	-	-	74.4	230		

Unless otherwise specified in measurement conditions, Cd/MRB pin are open.

^(*) V_{DF(T)} : Nominal detect voltage

^(*) V_{DR(T)} : Nominal release voltage

^(*) HYS_(T) : Nominal hysteresis width (V_{DR(T)}-V_{DF(T)})/V_{DF(T)}×100

^(*) RESETB product : Time from when the V_{SEN} pin voltage reaches the release voltage until the reset output pin reaches V_{DD}×90%.

RESET product : V_{SEN} Time from when the V_{SEN} pin voltage reaches the release voltage until the reset output pin reaches V_{DD}×10%.

^(*) RESETB product : Time from when the V_{SEN} pin voltage reaches the detect voltage until the reset output pin reaches V_{DD}×10%.

RESET product : Time from when the V_{SEN} pin voltage reaches the detect voltage until the reset output pin reaches V_{DD}×90%.

^(*) The ambient temperature range (-40°C ≤ Ta ≤ 125°C) is a design Value.

■ ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER	SYMBOL	CONDITIONS	Ta=25°C			-40°C≤Ta≤125°C ^(*6)			UNITS	CIRC UIT	
			MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
RESETB Output Current	I _{RBOUTN}	V _{SEN} =V _{DF} ×0.9, Nch. V _{RESETB} =0.05V V _{DD} =2.2V	2.07	3.57	-	1.1	3.57	-	mA	⑥	
	I _{RBOUTP}	V _{SEN} =V _{DR} ×1.1, Pch. V _{RESETB} =V _{DD} -0.05V V _{DD} =2.2V	-	-0.49	-0.36	-	-0.49	-0.3			
RESET Output Current	I _{ROUTN}	V _{SEN} =V _{DR} ×1.1, Nch. V _{RESETB} =0.05V V _{DD} =2.2V	2.07	3.57	-	1.1	3.57	-			
	I _{ROUTP}	V _{SEN} =V _{DF} ×0.9, Pch. V _{RESETB} =V _{DD} -0.05V V _{DD} =2.2V	-	-0.49	-0.36	-	-0.49	-0.3			
RESETB Output Leakage Current	I _{LEAKN} ^(*7)	V _{DD} =6.0V, V _{SEN} =60.0V Nch. V _{RESETB} =6.0V	-	0.01	0.1	-	0.01	0.3	μA		
	I _{LEAKP}	V _{DD} =6.0V, V _{SEN} =0V Pch. V _{RESETB} =0V	-	-0.01	-	-	-0.01	-			
RESET Output Leakage Current	I _{LEAKN} ^(*7)	V _{DD} =6.0V, V _{SEN} =0V Nch. V _{RESET} =6.0V	-	0.01	0.1	-	0.01	0.3			
	I _{LEAKP}	V _{DD} =6.0V, V _{SEN} =60.0V Pch. V _{RESET} =0V	-	-0.01	-	-	-0.01	-			
Cd/MRB Pin Source Current (Delay Type : A)	I _{CdSource}	V _{DD} =2.2V, V _{SEN} =0V Nch. V _{Cd/MRB} =0.3V	0.97	1.40	-	0.89	1.40	-	mA	④	
Cd/MRB Pin Sink Current (Delay Type : H)	I _{CdSink}	V _{DD} =2.2V, V _{SEN} =60V Pch. V _{Cd/MRB} =V _{DD} -0.3V	-	-1.00	-0.78	-	-1.00	-0.76			
Cd Threshold Voltage (Release)	V _{TCd1}	V _{DD} :2.2V ~ 6.0V, V _{SEN} =0V→V _{DR} ×1.1	V _{DD} × 0.475	V _{DD} × 0.50	V _{DD} × 0.525	V _{DD} × 0.475	V _{DD} × 0.50	V _{DD} × 0.525	V	⑦	
Cd Threshold Voltage (Detect)	V _{TCd2}	V _{DD} :2.2V ~ 6.0V, V _{SEN} =V _{DR} ×1.1→0V									
MRB Threshold Voltage	V _{MR} ^(*8)	V _{DD} :2.2V ~ 6.0V, V _{SEN} =V _{DR} ×1.1	V _{DD} × 0.475	V _{DD} × 0.50	V _{DD} × 0.525	V _{DD} × 0.475	V _{DD} × 0.50	V _{DD} × 0.525	V		
MRB Minimum Pulse Width (B,C,N Type)	t _{MRIN} ^(*8)	V _{DD} :2.2V ~ 6.0V V _{SEN} =V _{DR} ×1.1, Apply pulse from V _{DD} to 0V to the Cd/MRB pin.	9	-	-	10	-	-	μs		⑧
MRB Minimum Pulse Width (M Type)			30	-	-	30	-	-			


Unless otherwise specified in measurement conditions, Cd/MRB pin are open.

^{(*)7} Max. value is for XC6138M/N (Nch open drain).


^{(*)8} Delay Type H (Rp:Rn=0kΩ : 1443kΩ) does not have a Manual reset function.

TEST CIRCUITS


CIRCUIT①




CIRCUIT②



CIRCUIT③




CIRCUIT④




■ TEST CIRCUITS (Continued)


CIRCUIT⑤




CIRCUIT⑥



CIRCUIT⑦



CIRCUIT⑧



■ OPERATIONAL DESCRIPTION

<General operation : Active Low (Type: C,N)>




Fig. 1: Typical block diagram (CMOS output/Active Low product)

The circuit operation of the Active Low product will be explained using the timing chart.

① Release state

When the V_{SEN} pin voltage is higher than V_{DF} , the device is released and the RESETB pin voltage becomes a "H" output. In this state, the delay capacitance C_d will rise in voltage up to V_{DD} .

② Release state → Detect state

When the V_{SEN} pin voltage drops below the detect voltage (V_{DF}), it enters the detect state.

In the detect state, Nch FETs M1 and M3 are turned on, and the delay capacitance C_d is discharged through the detect delay resistor R_n .

When the C_d/MRB pin voltage drops to V_{TCd2} (TYP. $V_{DD} \times 0.50$), the RESETB pin voltage outputs a "L" level signal.

By turning on the FET between C_d/MRB and V_{SS} , the C_d/MRB pin voltage is discharged rapidly.

③ Detect state → Release state

The V_{SEN} pin voltage rises and becomes higher than V_{DR} , it enters the release state.

In the release state, the Nch FET M1 and M3 are turned off and M2 is turned on, and the delay capacitor C_d is charged through the release delay resistor R_p .

When the C_d/MRB pin voltage rises to V_{TCd1} (TYP. $V_{DD} \times 0.50$), the RESETB pin voltage outputs a "H" level signal.

By turning on the FET between C_d/MRB and V_{DD} , the C_d/MRB pin voltage is charged rapidly.




Fig. 2: Timing chart (Active Low product)

■ OPERATIONAL DESCRIPTION

<General operation : Active High (Type: B,M)>




Fig. 3: Typical block diagram (CMOS output/Active High product)

The circuit operation of the Active High product will be explained using the timing chart.

① Release state

When the V_{SEN} pin voltage is higher than V_{DF} , the device is released and the RESET pin voltage outputs a "L" level signal. In this state, the delay capacitance C_d will rise in voltage up to V_{DD} .

② Release state → Detect state

When the V_{SEN} pin voltage drops below the detect voltage (V_{DF}), it enters the detect state.

In the detect state, Nch FETs M1 and M3 are turned on, and the delay capacitance C_d is discharged through the detection delay resistor R_n .

When the C_d/MRB pin voltage drops to V_{TCd2} (TYP. $V_{DD} \times 0.50$), the RESET pin voltage outputs a "H" level signal.

By turning on the FET between C_d/MRB and V_{SS} , the C_d/MRB pin voltage is discharged rapidly.

③ Detect state → Release state

The V_{SEN} pin voltage rises and becomes higher than V_{DR} , it enters the release state.

In the release state, the Nch FET M1 and M3 are turned off and M2 is turned on, and the delay capacitor C_d is charged through the release delay resistor R_p .

When the C_d/MRB pin voltage rises to V_{TCd1} (TYP. $V_{DD} \times 0.50$), the RESET pin voltage outputs a "L" level signal.

By turning on the FET between C_d/MRB and V_{DD} , the C_d/MRB pin voltage is charged rapidly.




Fig. 4: Timing chart (Active High product)

■ OPERATIONAL DESCRIPTION

<Release delay time/Detect delay time>

The release delay time and detect delay time are determined by the delay resistors (R_p and R_n) and the delay capacitance C_d . The ratio of the delay resistances (R_p and R_n) depending on the Delay Type, and can be selected from the following combinations.

Delay Type	Delay Time Ratio (Release Delay:Detect Delay)	Release Delay time ($C_d=0.01\mu F$)	Detect Delay time ($C_d=0.01\mu F$)	R_p	R_n
A	1 : 0.000	10ms	$t_{DF0}^{(*)1}$	1443k Ω	0k Ω
B	1 : 0.100	10ms	1ms	1443k Ω	144.3k Ω
C	1 : 0.125	10ms	1.25ms	1443k Ω	180.4k Ω
D	1 : 0.250	10ms	2.5ms	1443k Ω	360.8k Ω
E	1 : 0.500	10ms	5ms	1443k Ω	721.5k Ω
F	1 : 1.000	10ms	10ms	1443k Ω	1443k Ω
H	0 : 1.000	$t_{DR0}^{(*)1}$	10ms	0k Ω	1443k Ω

(*)1 t_{DF0} : Detect delay time when delay capacitance C_d is not connected.

t_{DR0} : Release delay time when delay capacitance C_d is not connected.

The release delay time (t_{DR}) and detect delay time are calculated using Equation (1-1) and Equation (2-1).

$$t_{DR} = R_p \times C_d \times \{-\ln(1-V_{TCd1}/V_{DD})\} + t_{DR0} \quad (1-1)$$

$$t_{DF} = R_n \times C_d \times \{-\ln(V_{TCd2}/V_{DD})\} + t_{DF0} \quad (2-1)$$

* $\ln$ is the natural logarithm.


Since the C_d threshold voltages V_{TCd1} and V_{TCd2} are $V_{DD} \times 0.50$ (TYP.), the release delay time can be calculated simply using Equation (1-1) and Equation (2-1).

$$t_{DR} = R_p \times C_d \times 0.693 + t_{DR0} \quad (1-2)$$


$$t_{DF} = R_n \times C_d \times 0.693 + t_{DF0} \quad (2-2)$$

* $\ln$ is the natural logarithm.

Release Delay time



Detect Delay time



■ OPERATIONAL DESCRIPTION

<Manual reset function>

Delay Type : A-F

The manual reset function is a feature that forcibly puts the device in the detect state from the release state. The manual reset function can be used by connecting a physical switch or FET to the Cd/MRB pin.

When the Cd/MRB pin voltage falls below the MRB threshold voltage in the release state, the manual reset function is activated and the device transitions from the release state to the detect state. When the manual reset function puts the device in the detect state, no detect delay time is incurred.

Delay Type : H

Delay Type H may not activate the manual reset function depending on the bias conditions and SW, etc. Therefore, We do not recommended to use the manual reset function for Delay Type H.




Fig. 5. Manual reset operation (Active Low)

■ OPERATIONAL DESCRIPTION

<Select guide for pull-up resistor (Nch open drain: N,M Type)>

When an Nch open drain output is used, a pull-up resistor connected to the RESET/RESETB pin causes a deviation in the output voltage between the V_{SS} and V_{DD} voltages.

To reduce the deviation in the output voltage between the V_{SS} and V_{DD} voltages, connect a pull-up resistor of around 10k Ω to several 100k Ω .

If the resistance value of pull-up resistor is small, the deviation from V_{SS} becomes large and it is impossible to meet the "L" voltage of the MCU.

Similarly, if the resistance value of pull-up resistor is large, the deviation from V_{DD} becomes large and it is impossible to meet the "H" voltage.

In the actual specifications, select a pull-up resistor that meets the logic threshold of the subsequent IC.

Below is an example calculation of the maximum output "L" voltage and the minimum output "H" voltage.

【Maximum value of output "L" voltage】

$$V_{\text{RESETB}} = V_{\text{pull}} / (1 + R_{\text{pull}} / R_{\text{ON_MAX}})$$

V_{pull} : Pull-up voltage

$R_{\text{ON_MAX}}$: On resistor maximum value of Nch driver M5.

Calculation Example) $V_{DD}=2.2\text{V}$, $V_{\text{pull}}=1.8\text{V}$, $R_{\text{pull}}=10\text{k}\Omega$

1. Calculation of $R_{\text{ON_MAX}}$

Calculated from the electrical characteristics based on $V_{\text{RESETB}}/I_{\text{RBOUT_MIN}}$

$$R_{\text{ON_MAX}} = 0.3\text{V} / 2.5\text{mA} \approx 120\Omega \text{ (MAX.)}$$

2. Calculation of V_{RESETB}

Calculate the maximum value of the output "L" voltage using $R_{\text{ON_MAX}}$.

$$V_{\text{RESETB}} = V_{\text{pull}} / (1 + R_{\text{pull}} / R_{\text{ON_MAX}}) = 1.8\text{V} / (1 + 10\text{k}\Omega / 120\Omega) \approx 21\text{mV}$$

【Minimum value of output "H" voltage】

$$V_{\text{RESETB}} = V_{\text{pull}} - R_{\text{pull}} \times I_{\text{LEAKN_MAX}}$$

V_{pull} : minimum output "H" voltage

$I_{\text{LEAKN_MAX}}$: Leakage current maximum value of Nch driver M5.

Calculation Example) $V_{\text{pull}}=6.0\text{V}$, $R_{\text{pull}}=100\text{k}\Omega$ (*2)

1. Calculation of $I_{\text{LEAKN_MAX}}$

Calculated from the electrical characteristics based on $I_{\text{LEAKN_MAX}} = 0.1\mu\text{A}$ (MAX.)

2. Calculation of V_{RESETB}

Calculate the minimum value of the output "H" voltage using $I_{\text{LEAKN_MAX}}$.

$$V_{\text{RESETB}} = V_{\text{pull}} - R_{\text{pull}} \times I_{\text{LEAKN_MAX}} = 6.0\text{V} - 100\text{k}\Omega \times 0.1\mu\text{A} = 5.99\text{V}$$




Fig. 6. Connection example of pull-up resistor (Nch Open Drain)

■NOTES ON USE


1) Please use this IC within the stated maximum ratings. For temporary, transitional voltage drop or voltage rising phenomenon, the IC is liable to malfunction should the ratings be exceeded. Also, if used under out of the recommended operating range, the IC may not operate normally or may cause deterioration.

2) When the V_{DD} pin voltage is lower than the operating voltage, the RESET/RESETB pin voltage becomes undefined regardless of the V_{SEN} pin voltage.

3) The following phenomena (a)~(b) may occur due to peripheral components, voltage fluctuations at V_{DD} pin, external noise, etc. If these phenomena occur, measures such as inserting a capacitor (C_{IN}) between V_{DD} and V_{SS} may be necessary. (Please refer to the figure below for more details.)

(a) If a resistor (R_{IN}) is inserted between the power supply and V_{DD} pin, the V_{DD} pin voltage drops due to the current flow and resistance (R_{IN}) generated during detect and release. In addition, for CMOS output products, the drop in V_{DD} pin voltage becomes larger due to the output current. This temporary drop in V_{DD} pin voltage can cause output oscillation and malfunction.

(b) The power supply noise from external sources may cause malfunction.



4) If V_{DD} is started up with a voltage below the detection voltage applied to the V_{SEN} pin voltage, the output becomes undefined immediately after V_{DD} rises.


It is possible to suppress the unstable output immediately after the V_{DD} rises by connecting the delay capacitor C_d and releasing the set value of the delay time.

When taking countermeasures, adjust the delay capacitance C_d so that the release delay time is several milliseconds or longer. Otherwise please design the system/software structure for the output in order not to be undefined just after V_{DD} is raised.


5) Torex places an importance on improving our products and their reliability. We request that users incorporate fail-safe designs and post-aging protection treatment when using Torex products in their systems.

TYPICAL PERFORMANCE CHARACTERISTICS

(1) Detect, Release Voltage vs Ambient Temperature





(2) Output Voltage vs SENSE Voltage





■ TYPICAL PERFORMANCE CHARACTERISTICS


(3) Supply Current vs. Ambient Temperature




(4) Supply Current vs. V_{DD} pin Voltage



(5) SENSE Resistance vs Ambient Temperature








(6) Detect Delay Resistance vs Ambient Temperature





TYPICAL PERFORMANCE CHARACTERISTICS

(7) Release Delay Resistance vs Ambient Temperature





TYPICAL PERFORMANCE CHARACTERISTICS



(8) Release/Detect Delay Time vs Ambient Temperature



(9) RESETB Output Current vs Ambient Temperature




(10) RESETB Output Current vs Input Voltage




TYPICAL PERFORMANCE CHARACTERISTICS


(11) RESET Output Leakage Current vs Ambient Temperature




(12) Cd/MRB Pin Sink Current vs Ambient Temperature



(13) Cd/MRB Pin Source Current vs Ambient Temperature




(14) MRB Threshold Voltage vs Ambient Temperature



■ TYPICAL PERFORMANCE CHARACTERISTICS

(15) Load Dump

$V_{DF(T)}=6.0V$ / $V_{DR(T)}=7.2V$ / Active Low
 $V_{DD} = 6V$



■ PACKAGING INFORMATION

For the latest package information go to, <http://www.torexsemi.com/technical-support/packages>


PACKAGE	OUTLINE / LAND PATTERN	THERMAL CHARACTERISTICS
DFN1515-6A	DFN1515-6A PKG	DFN1515-6A Power Dissipation
SOT-25	SOT-25 PKG	SOT-25 Power Dissipation

■ MARKING RULE


① represents product series

MARK	PRODUCT SERIES
0	XC6138*****-G

DFN1515-6A



SOT-25



②,③,④ represents internal sequential number

001~999, A01~A99, B01~B99, C01~Z99, AAA~AZZ, BAA~BZZ, CAA~ZZZ in order.

(G, I, J, O, Q, W excluded. No character inversion used.)

④,⑤ represents production lot number

製造ロットを表す。

01~09, 0A~0Z, 11~9Z, A1~A9, AA~AZ, B1~ZZ in order.

(G, I, J, O, Q, W excluded. No character inversion used.)

● Sequential number list

PRODUCT	②③④
XC6138 B H7D	001
XC6138 N A37	002
XC6138 N A94	003
XC6138 N AM1	004
XC6138 N AP0	005
XC6138 N APP	006
XC6138 N ANL	007
XC6138 N AN0	008
XC6138 N ARJ	009
XC6138 N CN0	010
XC6138 N CRJ	011
XC6138 N AL6	012
XC6138 C AN0	013
XC6138 C CN0	014
XC6138 C ARJ	015
XC6138 C CRJ	016
XC6138 N ARZ	017
XC6138 N APZ	018
XC6138 N APN	019
XC6138 N AQZ	020
XC6138 N AQT	021
XC6138 N ASY	022
XC6138 N AQE	023

1. The product and product specifications contained herein are subject to change without notice to improve performance characteristics. Consult us, or our representatives before use, to confirm that the information in this datasheet is up to date.
2. The information in this datasheet is intended to illustrate the operation and characteristics of our products. We neither make warranties or representations with respect to the accuracy or completeness of the information contained in this datasheet nor grant any license to any intellectual property rights of ours or any third party concerning with the information in this datasheet.
3. Applicable export control laws and regulations should be complied and the procedures required by such laws and regulations should also be followed, when the product or any information contained in this datasheet is exported.
4. The product is neither intended nor warranted for use in equipment of systems which require extremely high levels of quality and/or reliability and/or a malfunction or failure which may cause loss of human life, bodily injury, serious property damage including but not limited to devices or equipment used in 1) nuclear facilities, 2) aerospace industry, 3) medical facilities, 4) automobile industry and other transportation industry and 5) safety devices and safety equipment to control combustions and explosions. Do not use the product for the above use unless agreed by us in writing in advance.
5. Although we make continuous efforts to improve the quality and reliability of our products; nevertheless Semiconductors are likely to fail with a certain probability. So in order to prevent personal injury and/or property damage resulting from such failure, customers are required to incorporate adequate safety measures in their designs, such as system fail safes, redundancy and fire prevention features.
6. Our products are not designed to be Radiation-resistant.
7. Please use the product listed in this datasheet within the specified ranges.
8. We assume no responsibility for damage or loss due to abnormal use.
9. All rights reserved. No part of this datasheet may be copied or reproduced unless agreed by Torex Semiconductor Ltd in writing in advance.

TOREX SEMICONDUCTOR LTD.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Supervisory Circuits](#) **category:**

Click to view products by [Torex Semiconductor](#) **manufacturer:**

Other Similar products are found below :

[NCP304LSQ40T1G](#) [CAT853STBI-T3](#) [CAT1320LI-25-G](#) [NCP348MTTBG](#) [DS1232L](#) [NCV302HSN45T1G](#) [PT7M6127NLTA3EX](#)
[N84C161WD42TG](#) [NCV303LSN09T1G](#) [BD48E43G-TR](#) [LTC2912CTS8-2#TRPBF](#) [TLV809EA29DPWR](#) [UCD90160ARGCR](#) [KA49517A-](#)
[VB](#) [LTC2950ITS8-1#TRPBF](#) [LTC2950ITS8-2#TRPBF](#) [LTC2955CDDDB-1#TRPBF](#) [LTC2955ITS8-2#TRPBF](#) [LTC2950CTS8-2#TRPBF](#)
[GL7101AN](#) [GL7101SN](#) [SY6370FDTC](#) [TPS37A010122DSKRQ1](#) [TPS3703A4085DSERQ1](#) [MAX6342LUT+T](#) [APX803S00-40SA-7](#)
[APX803S-31SR-7](#) [APX809S05-46SR-7](#) [APX803L20-46SA-7](#) [APX810S00-46SR-7](#) [APX803L20-23SA-7](#) [APX803S00-23SR-7](#) [APX803L20-](#)
[31SA-7](#) [APX803L20-12SA-7](#) [APX810S05-40SA-7](#) [APX810S00-40SR-7](#) [APX803S05-23SR-7](#) [APX803S05-31SR-7](#) [APX809S05-44SR-7](#)
[APX803L20-15SA-7](#) [APX810S05-26SR-7](#) [APX803S05-44SR-7](#) [APX803S00-46SR-7](#) [APX803L40-27SA-7](#) [APX803L20-45SA-7](#)
[APX810S00-23SA-7](#) [APX803L40-13SA-7](#) [GC705AD](#) [GC708AD](#) [GC706AD](#)