

This device provides low and flat ON-state resistance (r_{on}) and excellent ON-state resistance match. Low input/output capacitance, high bandwidth, low skew, and low crosstalk among channels make this device suitable for various digital video applications, such as DVI and HDMI.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} feature ensures that damaging current will not backflow through the device when it is powered down. The device has isolation during power off.




Table 1. ORDERING INFORMATION⁽¹⁾

T_A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TQFN	Tape and reel	TS3DV520RHUR	SD520

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
 (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


FUNCTION TABLE

INPUT SEL	INPUT/OUTPUT A_n	FUNCTION	
L	nB_1	$A_n = nB_1$	nB_2 high-impedance mode
H	nB_2	$A_n = nB_2$	nB_1 high-impedance mode

PIN DESCRIPTION

NAME	DESCRIPTION
A_n	Data I/O
nB_m	Data I/O
SEL	Select input

LOGIC DIAGRAM (POSITIVE LOGIC)



Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{CC}	Supply voltage range	–0.5	4.6	V
V_{IN}	Control input voltage range ^{(2) (3)}	–0.5	7	V
$V_{I/O}$	Switch I/O voltage range ^{(2) (3) (4)}	–0.5	7	V
I_{IK}	Control input clamp current	$V_{IN} < 0$		–50 mA
$I_{I/OK}$	I/O port clamp current	$V_{I/O} < 0$		–50 mA
$I_{I/O}$	ON-state switch current ⁽⁵⁾		±128	mA
	Continuous current through V_{CC} or GND		±100	mA
θ_{JA}	Package thermal impedance ⁽⁶⁾		31.8	°C/W
T_{stg}	Storage temperature range	–65	150	°C

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_I and I_O are used to denote specific conditions for $I_{I/O}$.
- (6) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions⁽¹⁾

		MIN	MAX	UNIT
V_{CC}	Supply voltage	3	3.6	V
V_{IH}	High-level control input voltage (SEL)	2	5.5	V
V_{IL}	Low-level control input voltage (SEL)	0	0.8	V
$V_{I/O}$	Input/output voltage	0	5.5	V
T_A	Operating free-air temperature	–40	85	°C

- (1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Electrical Characteristics⁽¹⁾

for high-frequency switching over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$
(unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT
V_{IK}	SEL	$V_{CC} = 3.6 \text{ V}$, $I_{IN} = -18 \text{ mA}$			-0.7	-1.2	V
I_{IH}	SEL	$V_{CC} = 3.6 \text{ V}$, $V_{IN} = V_{CC}$				± 1	μA
I_{IL}	SEL	$V_{CC} = 3.6 \text{ V}$, $V_{IN} = \text{GND}$				± 1	μA
I_{off}		$V_{CC} = 0$, $V_O = 0 \text{ to } 3.6 \text{ V}$, $V_I = 0$				1	μA
I_{CC}		$V_{CC} = 3.6 \text{ V}$, $I_{IO} = 0$, Switch ON or OFF			250	500	μA
C_{IN}	SEL	$f = 1 \text{ MHz}$, $V_{IN} = 0$			2	2.5	pF
C_{OFF}	B port	$V_I = 0$, $f = 1 \text{ MHz}$, Outputs open, Switch OFF			2.5	3	pF
C_{ON}		$V_I = 0$, $f = 1 \text{ MHz}$, Outputs open, Switch ON			7.8	8.5	pF
r_{on}		$V_{CC} = 3 \text{ V}$, $1.5 \text{ V} \leq V_I \leq V_{CC}$, $I_O = -40 \text{ mA}$			3.5	6	Ω
$r_{on(Flat)}$ ⁽³⁾		$V_{CC} = 3 \text{ V}$, $V_I = 1.5 \text{ V}$ and V_{CC} , $I_O = -40 \text{ mA}$			0.5		Ω
Δr_{on} ⁽⁴⁾		$V_{CC} = 3 \text{ V}$, $1.5 \text{ V} \leq V_I \leq V_{CC}$, $I_O = -40 \text{ mA}$			0.4	1	Ω

- (1) V_I , V_O , I_I , and I_O refer to I/O pins. V_{IN} refers to the control inputs.
(2) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.
(3) $r_{on(Flat)}$ is the difference of r_{on} in a given channel at specified voltages.
(4) Δr_{on} is the difference of r_{on} from center (A_4 , A_5) ports to any other port.

Switching Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $R_L = 200 \Omega$, $C_L = 10 \text{ pF}$
(unless otherwise noted) (see [Figure 4](#) and [Figure 5](#))

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
t_{pd} ⁽²⁾	A or B	B or A		0.25		ns
t_{PZH} , t_{PZL}	SEL	A or B	0.5		15	ns
t_{PHZ} , t_{PLZ}	SEL	A or B	0.5		9	ns
$t_{sk(o)}$ ⁽³⁾	A or B	B or A		0.05	0.1	ns
$t_{sk(p)}$ ⁽⁴⁾				0.05	0.1	ns

- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.
(2) The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).
(3) Output skew between center port (A_4 to A_5) to any other port
(4) Skew between opposite transitions of the same output in a given device $|t_{PHL} - t_{PLH}|$

Dynamic Characteristics

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS		TYP ⁽¹⁾	UNIT
X_{TALK}	$R_L = 100 \Omega$, $f = 250 \text{ MHz}$, See Figure 7		-41	dB
O_{IRR}	$R_L = 100 \Omega$, $f = 250 \text{ MHz}$, See Figure 8		-39	dB
BW	$R_L = 100 \Omega$, See Figure 6		1.2	GHz

- (1) All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^\circ\text{C}$.

OPERATING CHARACTERISTICS




Figure 1. Gain/Phase vs Frequency




Figure 2. OFF Isolation vs Frequency







Figure 3. Crosstalk vs Frequency

Figure 4. r_{on} and V_0 vs V_1

APPLICATION INFORMATION




Typical HDMI Connector




The TS3DV520 can be used to switch between two digital video ports.

Pin	Signal Assignment
1	TMDS Data2+
2	TMDS Data2 Shield
3	TMDS Data 2–
4	TMDS Data1+
5	TMDS Data1 Shield
6	TMDS Data 1–
7	TMDS Data0+
8	TMDS Data0 Shield
9	TMDS Data 0–
10	TMDS Clock+
11	TMDS Clock Shield
12	TMDS Clock–
13	CEC
14	Reserved (N.C. on device)
15	SCL
16	SDA
17	DDC/CEC Ground
18	+5V Power
19	Hot Plug Detect

PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)




TEST	V_{CC}	S1	R_L	V_I	C_L	V_{Δ}
t_{PLZ}/t_{PZL}	$3.3\text{ V} \pm 0.3\text{ V}$	$2 \times V_{CC}$	$200\ \Omega$	GND	10 pF	0.3 V
t_{PHZ}/t_{PZH}	$3.3\text{ V} \pm 0.3\text{ V}$	GND	$200\ \Omega$	V_{CC}	10 pF	0.3 V




- NOTES:
- A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 - D. The outputs are measured one at a time, with one transition per measurement.
 - E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 - F. t_{PZL} and t_{PZH} are the same as t_{en} .

Figure 5. Test Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION (Skew)



TEST	V _{CC}	S1	R _L	V _I	C _L	V _Δ
t _{sk(o)}	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	10 pF	
t _{sk(p)}	3.3 V ± 0.3 V	Open	200 Ω	V _{CC} or GND	10 pF	



**VOLTAGE WAVEFORMS
OUTPUT SKEW (t_{sk(o)})**




**VOLTAGE WAVEFORMS
PULSE SKEW (t_{sk(p)})**

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω, t_r ≤ 2.5 ns, t_f ≤ 2.5 ns.
 D. The outputs are measured one at a time, with one transition per measurement.

Figure 6. Test Circuit and Voltage Waveforms

PARAMETER MEASUREMENT INFORMATION



NOTE A: C_L includes probe and jig capacitance.

Figure 7. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at $0B_1$. All unused analog I/O ports are left open.

HP8753ES setup

Average = 4


RBW = 3 kHz

$V_{BIAS} = 0.35$ V

ST = 2 s

P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
B. A 50- Ω termination resistor is needed to match the loading of the network analyzer.

Figure 8. Test Circuit for Crosstalk (X_{TALK})

Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_{SEL} = 0$ and A_0 is the input, the output is measured at $1B_1$. All unused analog input (A) ports are connected to GND, and output (B) ports are connected to GND through 50- Ω pulldown resistors.

HP8753ES setup

Average = 4


RBW = 3 kHz

$V_{BIAS} = 0.35$ V

ST = 2 s

P1 = 0 dBm

PARAMETER MEASUREMENT INFORMATION



- NOTES: A. C_L includes probe and jig capacitance.
 B. A 50- Ω termination resistor is needed to match the loading of the network analyzer.

Figure 9. Test Circuit for OFF Isolation (O_{IRR})

OFF isolation is measured at the output of the OFF channel. For example, when $V_{SEL} = V_{CC}$ and A_0 is the input, the output is measured at $0B_2$. All unused analog input (A) ports are left open, and output (B) ports are connected to GND through 50- Ω pulldown resistors.

HP8753ES setup

Average = 4

RBW = 3 kHz

$V_{BIAS} = 0.35$ V

ST = 2

P1 = 0 dBm

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TS3DV520ERHUR	ACTIVE	WQFN	RHU	56	2000	RoHS & Green	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 85	SD520E	Samples
TS3DV520ERHURG4	ACTIVE	WQFN	RHU	56	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	SD520E	Samples
TS3DV520RHUR	ACTIVE	WQFN	RHU	56	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 85	SD520	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV520ERHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	12.0	24.0	Q1
TS3DV520ERHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	8.0	24.0	Q1
TS3DV520RHUR	WQFN	RHU	56	2000	330.0	24.4	5.3	11.3	1.0	12.0	24.0	Q1

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DV520ERHUR	WQFN	RHU	56	2000	346.0	346.0	35.0
TS3DV520ERHUR	WQFN	RHU	56	2000	367.0	367.0	45.0
TS3DV520RHUR	WQFN	RHU	56	2000	346.0	346.0	35.0

EXAMPLE STENCIL DESIGN

RHU0056A

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 10X

EXPOSED PAD 57
68% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4219076/A 01/2021

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Multiplexer Switch ICs](#) category:

Click to view products by [Texas Instruments](#) manufacturer:

Other Similar products are found below :

[M74HCT4066ADTR2G](#) [NLV74HC4066ADR2G](#) [NLV74HCT4051ADTR2G](#) [DG508AAK/883B](#) [PI3V512QE](#) [7705201EC](#) [PI2SSD3212NCE](#)
[NLAS3257CMX2TCG](#) [PI3DBS16213ZLEX](#) [PI3DBS16415ZHEX](#) [PI3DBS12412AZHEX](#) [TMUXHS221NKGR](#) [TMUX7221DGSR](#)
[74HC4067PW-Q100J](#) [TMUXHS4412RUAR](#) [TMUXHS221NKGT](#) [TMUX131RMGR](#) [MAX4052AESE+T](#) [MAX338CSE+T](#)
[TMUX4827YBHR](#) [TMUXHS4412IRUAR](#) [TS3DV642RUARQ1](#) [PI3L500-AZFEX](#) [PI3WVR31310AZLEX](#) [TMUX4052BQBR](#)
[74HCT4067PW-Q100J](#) [ADG5206BRUZ-RL7](#) [MAX4582EUE+T](#) [ADG5208BRUZ-RL7](#) [HD3SS214ZXHR](#) [74LVC1G3157GM,132](#)
[PI5V330SQE](#) [CD4053BM96](#) [CBTL06GP213EEJ](#) [74LVC1G53DC,125](#) [BU4051BCF-E2](#) [BU4052BCFV-E2](#) [BU4551BF-E2](#) [BU4052BCF-E2](#)
[BU4053BCF-E2](#) [M74HC4851YRM13TR](#) [74HC4851PW,118](#) [74LVC1G3157GN,132](#) [74LVC1G3157GS,132](#) [SN74LV4051APWR](#)
[74HC4052D.653](#) [74HC4051D.653](#) [CD4046BF3A](#) [HEF4052BT.653](#) [HEF4053BT.653](#)