











TPS61088-Q1

#### ZHCSIC0A – SEPTEMBER 2018 – REVISED NOVEMBER 2018

# TPS61088-Q1 10A 全集成同步升压转换器

# 1 特性

- 符合面向汽车应用的 AEC-Q100 标准:
   器件温度等级 1: -40°C 至 +125°C, T₄
- 输入电压范围: 2.7V 至 12V
- 输出电压范围: 4.5 至 12.6V
- 10A 开关电流
- 在 V<sub>IN</sub> = 5V、

V<sub>OUT</sub> = 9V 且 I<sub>OUT</sub> = 3A 时,效率高于 90%

- 在轻负载条件下,有 PFM 模式和强制 PWM 模式 可供选择
- 关断期间,流入 VIN 引脚的电流为 1µA
- 可通过电阻编程的开关峰值电流限制
- 可调节的开关频率范围: 200kHz 至 2.2MHz
- 可编程软启动
- 13.2V 输出过压保护
- 逐周期过流保护
- 热关断
- 20 引脚 4.50mm × 3.50mm 超薄型四方扁平无引线 (VQFN) 封装
- 使用 TPS61088-Q1 及其 WEBENCH 电源设计器 创建定制设计

## 2 应用

- 汽车紧急呼叫
- 汽车智能天线
- 汽车同轴电缆供电 应用

#### 3 说明

TPS61088-Q1 是一款输入电压为 2.7V 至 12V 的高功率密度同步升压转换器,旨在为汽车应用提供高效的小尺寸解决方案。TPS61088-Q1 的最低输入电压为 2.7V,因此也可在需要高功率输出的应用(比如紧急呼叫)中为单节或者双节锂离子备用电池 (BUB) 升压,进而驱动扬声器、天线以及其它电路。

该器件还可用作后升压转换器,即对主汽车系统 3.3V 电源轨进行升压,从而为需要 5V 电压的 CAN 收发器和其它电路供电。


12.6V 输出电压能力使得 TPS61088-Q1 同样能够为音频放大器(例如,为紧急呼叫系统提供 10V 或 11V 电压)、天线、同轴电缆供电 (PoC) 和汽车音频总线 (A2B) 器件供电。

**10A** 开关电流可支持 要求 在冷启动期间运行的应用,例如从  $3.5V_{\rm 输}$  转化为  $11V_{\rm ml}$ ,同时仍然提供高达 **2A** 的负载电流。

器件信息(1)

	HH II IH 10	
器件型号	封装	封装尺寸 (标称值)
TPS61088-Q1	VQFN (20)	4.50mm x 3.50mm

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附录。





	<b>目</b>	录		
1	特性 1		8.4 Device Functional Modes	13
2	应用 1	9	Application and Implementation	15
3	说明 1		9.1 Application Information	15
4	修订历史记录 2		9.2 Typical Application	15
5	(说明(续))3	10	Power Supply Recommendations	23
6	Pin Configuration and Functions 4	11	Layout	23
7	Specifications5		11.1 Layout Guidelines	23
•	7.1 Absolute Maximum Ratings 5		11.2 Layout Example	23
	7.2 ESD Ratings		11.3 Thermal Considerations	<mark>24</mark>
	7.3 Recommended Operating Conditions	12	mm / / / / / / / / / / / / / / / / / /	
	7.4 Thermal Information		12.1 器件支持	25
	7.5 Electrical Characteristics		12.2 接收文档更新通知	25
	7.6 Typical Characteristics		12.3 社区资源	
8	Detailed Description		12.4 商标	
-	8.1 Overview 10		12.5 静电放电警告	25

# 4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

8.1 Overview ...... 10

8.2 Functional Block Diagram ...... 11

Ch	nanges from Original (September 2018) to Revision A	Page
•	首次发布生产数据数据表	1




## 5 (说明(续))


TPS61088-Q1 使用自适应恒定关断时间峰值电流控制拓扑来调节输出电压。在中等到重负载条件下,TPS61088-Q1 在脉宽调制 (PWM) 模式下工作。在轻负载条件下,该器件可通过 MODE 引脚选择下列两种工作模式之一。一种是可提高效率的 PFM 模式;另一种是可避免因开关频率较低而引发应用问题的强制 PWM 模式。可通过外部电阻在 200kHz 至 2.2MHz 范围内调节 PWM 模式下的开关频率。TPS61088-Q1 还实现了可编程的软启动功能和可调节的开关峰值电流限制功能。此外,该器件还提供 13.2V 输出过压保护、逐周期过流保护和热关断保护。

TPS61088-Q1 可提供小型 4.50mm x 3.50mm、20 引脚 VQFN 封装。



# 6 Pin Configuration and Functions





**Pin Functions** 

PIN			DESCRIPTION		
NAME	ME NUMBER				
VCC	1	0	Output of the internal regulator. A ceramic capacitor of more than 1 $\mu F$ is required between this pin and ground.		
EN	2	I	Enable logic input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode.		
FSW	3	I	The switching frequency is programmed by a resister between this pin and the SW pin.		
SW	4, 5, 6, 7	I	The switching node pin of the converter. It is connected to the drain of the internal low-side power MOSFET and the source of the internal high-side power MOSFET.		
воот	8	0	Power supply for high-side MOSFET gate driver. A ceramic capacitor of 0.1 $\mu F$ must be connected between this pin and the SW pin		
VIN	9	I	IC power supply input		
SS	10	0	Soft-start programming pin. An external capacitor sets the ramp rate of the internal error amplifier's reference voltage during soft-start		
NC	11, 12	_	No connection inside the device. Connect these two pins to ground plane on the PCB for good thermal dissipation		
MODE	13	1	Operation mode selection pin for the device in light load condition. When this pin is connected to ground, the device works in PWM mode. When this pin is left floating, the device works in PFM mode.		
VOUT	14, 15, 16	0	Boost converter output		
FB	17	- 1	Voltage feedback. Connect to the center tape of a resistor divider to program the output voltage.		
COMP	18	0	Output of the internal error amplifier, the loop compensation network should be connected between this pin and the AGND pin.		
ILIM	19	0	Adjustable switch peak current limit. An external resister should be connected between this pin and the AGND pin.		
AGND	20	_	Signal ground of the IC		
PGND	21	_	Power ground of the IC. It is connected to the source of the low-side MOSFET.		



# 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
Voltage <sup>(2)</sup>	BOOT	-0.3	SW + 7	
	VIN, SW, FSW, VOUT	-0.3	14.5	V
voltage (=/	EN, VCC, SS, COMP, MODE	-0.3	7	V
	ILIM, FB	-0.3	3.6	
T <sub>J</sub>	Operating junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	<b>–65</b>	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

				VALUE	UNIT
	V <sub>(ESD)</sub> Electrostatic discharge	ostatic	Human body model (HBM), Classification Level 2 per AEC Q100-002, all pins <sup>(1)</sup>	±2000	\/
		arge	Charged device model (CDM), Classification Level C5 per AEC Q100-011, all pins	±750	V

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage range	2.7		12	٧
$V_{OUT}$	Output voltage range	4.5		12.6	V
L	Inductance, effective value	0.47	2.2	10	μΗ
C <sub>I</sub>	Input capacitance, effective value	10			μF
Co	Output capacitance, effective value	6.8	47	1000	μF
$T_{J}$	Operating junction temperature	-40		125	°C

#### 7.4 Thermal Information

		TPS61088	TPS61088-Q1			
	THERMAL METRIC <sup>(1)</sup>	RHL (VQFN) -	RHL (VQFN) - 20 PINS			
		STANDARD	EVM			
$R_{\theta JA}$	Junction-to-ambient thermal resistance	36.4	25.8	°C/W		
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	31.4	N/A	°C/W		
$R_{\theta JB}$	Junction-to-board thermal resistance	14.2	N/A	°C/W		
ΨЈТ	Junction-to-top characterization parameter	0.5	0.3	°C/W		
ΨЈВ	Junction-to-board characterization parameter	14.2	8.8	°C/W		
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	2.6	N/A	°C/W		

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values are with respect to network ground terminal.



# 7.5 Electrical Characteristics

Minimum and maximum values are at  $V_{IN}$  = 2.7 V to 12 V and  $T_J$  = -40°C to 125°C. Typical values are at  $V_{IN}$  = 3.6 V and  $T_J$  = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	JPPLY					
V <sub>IN</sub>	Input voltage range		2.7		12	V
\ /	Undervoltage lockout (UVLO)	V <sub>IN</sub> rising			2.7	V
$V_{IN\_UVLO}$	threshold	V <sub>IN</sub> falling		2.4	2.5	V
V <sub>IN_HYS</sub>	VIN UVLO hysteresis			200		mV
V <sub>CC_UVLO</sub>	UVLO threshold	V <sub>CC</sub> falling		2.1		V
	Operating quiescent current from the VIN pin	IC enabled, V <sub>FN</sub> = 2 V, no load, R <sub>II IM</sub> = 100		1	3	μΑ
IQ	Operating quiescent current from the VOUT pin	$k\Omega$ , $V_{FB}$ = 1.3 V, $V_{OUT}$ = 12 V, $T_J$ up to 125°C		110	250	μA
$I_{SD}$	Shutdown current into the VIN pin	IC disabled, $V_{EN}$ = 0 V, no load, no feedback resistor divider connected to the VOUT pin, $T_J$ up to 125°C		1	3.5	μΑ
V <sub>CC</sub>	VCC regulation	I <sub>VCC</sub> = 5 mA, V <sub>IN</sub> = 8 V		5.8		V
	ODE INPUT	· ·				
V <sub>ENH</sub>	EN high threshold voltage	V <sub>CC</sub> = 6 V			1.2	V
V <sub>ENL</sub>	EN low threshold voltage	V <sub>CC</sub> = 6 V	0.4			V
R <sub>EN</sub>	EN internal pull-down resistance	V <sub>CC</sub> = 6 V		800		kΩ
V <sub>MODEH</sub>	MODE high threshold voltage	V <sub>CC</sub> = 6 V			4.0	V
V <sub>MODEL</sub>	MODE low threshold voltage	V <sub>CC</sub> = 6 V	1.5			V
R <sub>MODE</sub>	MODE internal pull-up resistance	V <sub>CC</sub> = 6 V		800		kΩ
OUTPUT	· · ·					
V <sub>OUT</sub>	Output voltage range		4.5	-	12.6	V
		PWM mode	1.186	1.204	1.222	
$V_{REF}$	Reference voltage at the FB pin	PFM mode		1.212		V
I <sub>LKG_FB</sub>	FB pin leakage current	V <sub>FB</sub> = 1.2 V			100	nA
I <sub>SS</sub>	Soft-start charging current			5		μА
ERROR AN	MPLIFIER					
I <sub>SINK</sub>	COMP pin sink current	V <sub>FB</sub> = V <sub>REF</sub> +200 mV, V <sub>COMP</sub> = 1.5 V		20		μA
I <sub>SOURCE</sub>	COMP pin source current	$V_{FB} = V_{REF} - 200 \text{ mV}, V_{COMP} = 1.5 \text{ V}$		20		μA
V <sub>CCLPH</sub>	High clamp voltage at the COMP pin	V <sub>FB</sub> = 1 V, R <sub>ILIM</sub> = 49.9 kΩ		2.3		
V <sub>CCLPL</sub>	Low clamp voltage at the COMP pin	$V_{FB}$ = 1.5 V, $R_{ILIM}$ = 49.9 k $\Omega$ , MODE pin floating		1.4		V
G <sub>EA</sub>	Error amplifier transconductance	V <sub>COMP</sub> = 1.5 V		190		μΑ/V
POWER SV	•					
	High-side MOSFET on-resistance	VCC = 6 V		19.5	29.7	mΩ
R <sub>DS(on)</sub>	Low-side MOSFET on-resistance	VCC = 6 V		18.0	27.5	mΩ
CURRENT	LIMIT					
	Peak switch current limit in PFM mode	$R_{ILIM} = 49.9 \text{ k}\Omega, V_{CC} = 6 \text{ V, MODE pin floating}$	10.0	11.4	13.0	А
I <sub>LIM</sub>	Peak switch current limit in FPWM mode	$R_{ILIM}$ = 49.9 k $\Omega$ , $V_{CC}$ = 6 V, MODE pin short to ground	7.2	8.7	10.5	Α
V <sub>ILIM</sub>	Reference voltage at the ILIM pin			0.6		V
		1				
SWITCHING	G FREQUENCY					
		$R_{FREQ} = 301 \text{ k}\Omega, V_{IN} = 5.0 \text{ V}, V_{OUT} = 9.0 \text{ V}$		500		kHz
f <sub>SW</sub>	Switching frequency	$R_{FREQ}$ =301 k $\Omega$ , $V_{IN}$ = 5.0 V, $V_{OUT}$ = 9.0 V $R_{FREQ}$ =53.6 k $\Omega$ , $V_{IN}$ = 5.0 V, $V_{OUT}$ = 9.0 V		500 2000		kHz kHz




# **Electrical Characteristics (continued)**

Minimum and maximum values are at  $V_{IN}$  = 2.7 V to 12 V and  $T_J$  = -40°C to 125°C. Typical values are at  $V_{IN}$  = 3.6 V and  $T_J$  = 25°C


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROTECTION	ON					
V <sub>OVP</sub>	Output overvoltage protection threshold	V <sub>OUT</sub> rising	12.7	13.2	13.6	V
V <sub>OVP_HYS</sub>	Output overvoltage protection hysteresis	V <sub>OUT</sub> falling below V <sub>OVP</sub>		0.25		V
THERMAL	THERMAL SHUTDOWN					
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		150		°C
T <sub>SD_HYS</sub>	Thermal shutdown hysteresis	$T_J$ falling below $T_{SD}$		20		°C

# 7.6 Typical Characteristics




# TEXAS INSTRUMENTS

# Typical Characteristics (接下页)





# Typical Characteristics (接下页)





# 8 Detailed Description


#### 8.1 Overview

The TPS61088-Q1 is a fully-integrated synchronous boost converter with a 21.3-m $\Omega$  power switch and a 24.4-m $\Omega$  rectifier switch to output high power from a single cell or two-cell Lithium batteries. The device is capable of providing an output voltage of 12.6 V and delivering up to 30-W power from a 5-V input.

The TPS61088-Q1 uses adaptive constant off-time peak current control topology to regulate the output voltage. In moderate to heavy load condition, the TPS61088-Q1 works in the quasi-constant frequency pulse width modulation (PWM) mode. The switching frequency in the PWM mode is adjustable ranging from 200 kHz to 2.2 MHz by an external resistor. In light load condition, the device has two operation modes selected by the MODE pin. When the MODE pin is left floating, the TPS61088-Q1 works in the pulse frequency modulation (PFM) mode. The PFM mode brings high efficiency at the light load. When the MODE pin is short to ground, the TPS61088-Q1 works in the forced PWM mode (FPWM). The FPWM mode can avoid the acoustic noise and other problems caused by the low switching frequency. The TPS61088-Q1 implements cycle-by-cycle current limit to protect the device from overload conditions during boost switching. The switch peak current limit is programmable by an external resistor. The TPS61088-Q1 uses external loop compensation, which provides flexibility to use different inductors and output capacitors. The adaptive off-time peak current control scheme gives excellent transient line and load response with minimal output capacitance.



#### 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Enable and Start-up

The TPS61088-Q1 has an adjustable soft-start function to prevent high inrush current during start-up. To minimize the inrush current during start-up, an external capacitor, connected to the SS pin and charged with a constant current, is used to slowly ramp up the internal positive input of the error amplifier. When the EN pin is pulled high, the soft-start capacitor  $C_{SS}$  (C7 in the *Functional Block Diagram*) is charged with a constant current of 5  $\mu$ A typically. During this time, the SS pin voltage is compared with the internal reference (1.204 V), the lower one is fed into the internal positive input of the error amplifier. The output of the error amplifier (which determines the inductor peak current value) ramps up slowly as the SS pin voltage goes up. The soft-start phase is completed after the SS pin voltage exceeds the internal reference (1.204 V). The larger the capacitance at the SS pin, the slower the ramp of the output voltage and the longer the soft-start time. A 47-nF capacitor is usually sufficient for most applications. When the EN pin is pulled low, the voltage of the soft-start capacitor is discharged to ground.

Use 公式 1 to calculate the soft-start time.



# Feature Description (接下页)

$$t_{SS} = \frac{V_{REF} \times C_{SS}}{I_{SS}}$$

where

- t<sub>SS</sub> is the soft-start time.
- V<sub>REF</sub> is the internal reference voltage of 1.204 V.
- C<sub>SS</sub> is the capacitance between the SS pin and ground.
- I<sub>SS</sub> is the soft-start charging current of 5 μA.

# (1)

#### 8.3.2 Undervoltage Lockout (UVLO)

The UVLO circuit prevents the device from malfunctioning at low input voltage and the battery from excessive discharge. The TPS61088-Q1 has both VIN UVLO function and VCC UVLO function. It disables the device from switching when the falling voltage at the VIN pin trips the UVLO threshold  $V_{IN\ UVLO}$ , which is typically 2.4 V. The device starts operating when the rising voltage at the VIN pin is 200-mV above the V<sub>IN\_UVLO</sub>. It also disables the device when the falling voltage at the VCC pin trips the UVLO threshold V<sub>CC UVLO</sub>, which is typically 2.1 V.

#### 8.3.3 Adjustable Switching Frequency

This device features a wide adjustable switching frequency ranging from 200 kHz to 2.2 MHz. The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61088-Q1. A resistor must always be connected from the FSW pin to SW pin for proper operation. The resistor value required for a desired frequency can be calculated using 公式 2.

$$R_{FREQ} = \frac{4 \times (\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}})}{C_{EREQ}}$$

where

- R<sub>FREO</sub> is the resistance connected between the FSW pin and the SW pin.
- C<sub>FREQ</sub> = 23 pF
- $f_{SW}$  is the desired switching frequency.
- $t_{DELAY} = 89 \text{ ns}$
- V<sub>IN</sub> is the input voltage.
- V<sub>OUT</sub> is the output voltage. (2)

#### 8.3.4 Adjustable Peak Current Limit

To avoid an accidental large peak current, an internal cycle-by-cycle current limit is adopted. The low-side switch is turned off immediately as soon as the switch current touches the limit. The peak switch current limit can be set by a resistor at the ILIM pin to ground. The relationship between the current limit and the resistance depends on the status of the MODE pin.

When the MODE pin is floating, namely the TPS61088-Q1 is set to work in the PFM mode at light load, use 公式 3 to calculate the resistor value:

$$I_{LIM} = \frac{550000}{R_{ILIM}}$$

where

R<sub>ILIM</sub> is the resistance between the ILIM pin and ground.

When the resistor value is 49.9 k $\Omega$ , the typical current limit is 11 A.

When the MODE pin is connected to ground, namely the TPS61088-Q1 is set to work in the forced PWM mode at light load, use 公式 4 to calculate the resistor value.



## Feature Description (接下页)

$$I_{LIM} = \frac{550000}{R_{ILIM}} - 1.6$$

(4)

When the resistor value is 49.9 k $\Omega$ , the typical current limit is 9.4 A.

Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 1.5 A lower than the value calculated by above equations.

#### 8.3.5 Overvoltage Protection

If the output voltage at the VOUT pin is detected above 13.2 V (typical value), the TPS61088-Q1 stops switching immediately until the voltage at the VOUT pin drops the hysteresis value lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

#### 8.3.6 Thermal Shutdown

A thermal shutdown is implemented to prevent damages due to excessive heat and power dissipation. Typically, the thermal shutdown happens at a junction temperature of 150°C. When the thermal shutdown is triggered, the device stops switching until the junction temperature falls below typically 130°C, then the device starts switching again.

#### 8.4 Device Functional Modes

#### 8.4.1 Operation

The synchronous boost converter TPS61088-Q1 operates at a quasi-constant frequency pulse width modulation (PWM) in moderate to heavy load condition. Based on the  $V_{\text{IN}}$  to  $V_{\text{OUT}}$  ratio, a circuit predicts the required off-time of the switching cycle. At the beginning of each switching cycle, the low-side N-MOSFET switch, shown in *Functional Block Diagram*, is turned on, and the inductor current ramps up to a peak current that is determined by the output of the internal error amplifier. After the peak current is reached, the current comparator trips, and it turns off the low-side N-MOSFET switch and the inductor current goes through the body diode of the high-side N-MOSFET in a dead-time duration. After the dead-time duration, the high-side N-MOSFET switch is turned on. Because the output voltage is higher than the input voltage, the inductor current decreases. The high-side switch is not turned off until the fixed off-time is reached. After a short dead-time duration, the low-side switch turns on again and the switching cycle is repeated.

In light load condition, the TPS61088-Q1 implements two operation modes, PFM mode and forced PWM mode, to meet different application requirements. The operation mode is set by the status of the MODE pin. When the MODE pin is connected to ground, the device works in the forced PWM mode. When the MODE pin is left floating, the device works in the PFM mode.

#### 8.4.1.1 PWM Mode

In the forced PWM mode, the TPS61088-Q1 keeps the switching frequency unchanged in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor peak current down, delivering less power from input to output. When the output current further reduces, the current through the inductor will decrease to zero during the off-time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency will be low in this mode. But with the fixed switching frequency, there is no audible noise and other problems which might be caused by low switching frequency in light load condition.



# Device Functional Modes (接下页)

#### 8.4.1.2 PFM Mode

The TPS61088-Q1 improves the efficiency at light load with the PFM mode. When the converter operates in light load condition, the output of the internal error amplifier decreases to make the inductor peak current down, delivering less power to the load. When the output current further reduces, the current through the inductor will decrease to zero during the off-time. Once the current through the high side N-MOSFET is zero, the high-side MOSFET is turned off until the beginning of the next switching cycle. When the output of the error amplifier continuously goes down and reaches a threshold with respect to the peak current of  $I_{LIM}$  / 12, the output of the error amplifier is clamped at this value and does not decrease any more. If the load current is smaller than what the TPS61088-Q1 delivers, the output voltage increases above the nominal setting output voltage. The TPS61088-Q1 extends its off time of the switching period to deliver less energy to the output and regulate the output voltage to 0.7% higher than the nominal setting voltage. With the PFM operation mode, the TPS61088-Q1 keeps the efficiency above 80% even when the load current decreases to 1 mA. In addition, the output voltage ripple is much smaller at light load due to low peak current. Refer to 8 12.




图 12. PFM Mode Diagram



# 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

# 9.1 Application Information

The TPS61088-Q1 is designed for outputting voltage up to 12.6 V with 11-A switch current capability to deliver more than 20-W power. The TPS61088-Q1 operates at a quasi-constant frequency pulse-width modulation (PWM) in moderate to heavy load condition. In light load condition, the converter can either operate in the PFM mode or in the forced PWM mode according to the mode selection. The PFM mode brings high efficiency over entire load range, but the PWM mode can avoid the acoustic noise as the switching frequency is fixed. The converter uses the adaptive constant off-time peak current control scheme, which provides excellent transient line and load response with minimal output capacitance. The TPS61088-Q1 can work with different inductor and output capacitor combination by external loop compensation. It also supports adjustable switching frequency ranging from 200 kHz to 2.2 MHz.

#### 9.2 Typical Application




图 13. TPS61088-Q1 3.3 V to 9-V/3-A Output Converter

#### 9.2.1 Design Requirements

表 1. Design Parameters

DESIGN PARAMETERS	EXAMPLE VALUES
Input voltage	3.3 to 4.2 V
Output voltage	9 V
Output voltage ripple	100 mV peak to peak
Output current rating	2 A
Operating frequency	600 kHz
Operation mode at light load	PFM



#### 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Custom Design with WEBENCH Tools

Click here to create a custom design using the TPS61088-Q1 device with the WEBENCH® Power Designer.

- 1. Start by entering your  $V_{IN}$ ,  $V_{OUT}$  and  $I_{OUT}$  requirements.
- 2. Optimize your design for key parameters like efficiency, footprint and cost using the optimizer dial and compare this design with other possible solutions from Texas Instruments.
- 3. WEBENCH Power Designer provides you with a customized schematic along with a list of materials with real time pricing and component availability.
- 4. In most cases, you will also be able to:
  - Run electrical simulations to see important waveforms and circuit performance,
  - Run thermal simulations to understand the thermal performance of your board,
  - Export your customized schematic and layout into popular CAD formats,
  - Print PDF reports for the design, and share your design with colleagues.
- 5. Get more information about WEBENCH tools at www.ti.com/webench.

#### 9.2.2.2 Setting Switching Frequency

The switching frequency is set by a resistor connected between the FSW pin and the SW pin of the TPS61088-Q1. The resistor value required for a desired frequency can be calculated using  $\Delta \vec{x}$  5.

$$R_{FREQ} = \frac{4 \times (\frac{1}{f_{SW}} - t_{DELAY} \times \frac{V_{OUT}}{V_{IN}})}{C_{FREQ}}$$

where

- R<sub>FREQ</sub> is the resistance connected between the FSW pin and the SW pin.
- C<sub>FREO</sub> = 23 pF
- $f_{SW}$  is the desired switching frequency.
- $t_{DELAY} = 89 \text{ ns}$
- V<sub>IN</sub> is the input voltage.
- V<sub>OUT</sub> is the output voltage.

#### 9.2.2.3 Setting Peak Current Limit

The peak input current is set by selecting the correct external resistor value correlating to the required current limit. Because the TPS61088-Q1 is configured to work in the PFM mode in light load condition, use 公式 6 to calculate the correct resistor value:

$$I_{LIM} = \frac{550000}{R_{ILIM}}$$

where

- R<sub>ILIM</sub> is the resistance connected between the ILIM pin and ground.
- I<sub>LIM</sub> is the switching peak current limit.

(6)

(5)

For a typical current limit of 11.0 A, the resistor value is 49.9 k $\Omega$ . Considering the device variation and the tolerance over temperature, the minimum current limit at the worst case can be 1.3 A lower than the value calculated by  $\Delta \pm$  6. The minimum current limit must be higher than the required peak switch current at the lowest input voltage and the highest output power to make sure the TPS61088-Q1 does not hit the current limit and still can regulate the output voltage in these conditions.

#### 9.2.2.4 Setting Output Voltage

The output voltage is set by an external resistor divider (R1, R2 in the *Functional Block Diagram*). Typically, a minimum current of 20  $\mu$ A flowing through the feedback divider gives good accuracy and noise covering. A standard 56-k $\Omega$  resistor is typically selected for low-side resister R2.



The value of R1 is then calculated as:

$$R_1 = \frac{(V_{OUT} - V_{REF}) \times R_2}{V_{REF}}$$
(7)

#### 9.2.2.5 Inductor Selection

Because the selection of the inductor affects the power supply's steady state operation, transient behavior, loop stability, and boost converter efficiency, the inductor is the most important component in switching power regulator design. Three most important specifications to the performance of the inductor are the inductor value, DC resistance, and saturation current.

The TPS61088-Q1 is designed to work with inductor values between 0.47 and 10  $\mu$ H. A 0.47- $\mu$ H inductor is typically available in a smaller or lower-profile package, while a 10- $\mu$ H inductor produces lower inductor current ripple. If the boost output current is limited by the peak current protection of the IC, using a 10- $\mu$ H inductor can maximize the controller's output current capability.

Inductor values can have ±20% or even ±30% tolerance with no current bias. When the inductor current approaches saturation level, its inductance can decrease 20% to 35% from the value at 0-A current depending on how the inductor vendor defines saturation. When selecting an inductor, make sure its rated current, especially the saturation current, is larger than its peak current during the operation.

Follow  $\triangle$ 式 8 to  $\triangle$ 式 10 to calculate the peak current of the inductor. To calculate the current in the worst case, use the minimum input voltage, maximum output voltage, and maximum load current of the application. To leave enough design margin, TI recommends using the minimum switching frequency, the inductor value with -30% tolerance, and a low-power conversion efficiency for the calculation.

In a boost regulator, calculate the inductor DC current as in 公式 8.

$$I_{DC} = \frac{V_{OUT} \times I_{OUT}}{V_{IN} \times \eta}$$

where

- V<sub>OUT</sub> is the output voltage of the boost regulator.
- I<sub>OUT</sub> is the output current of the boost regulator.
- V<sub>IN</sub> is the input voltage of the boost regulator.

Calculate the inductor current peak-to-peak ripple as in 公式 9.

$$I_{PP} = \frac{1}{L \times (\frac{1}{V_{OUT} - V_{IN}} + \frac{1}{V_{IN}}) \times f_{SW}}$$

where

- IPP is the inductor peak-to-peak ripple.
- L is the inductor value.
- $f_{\text{SW}}$  is the switching frequency.
- V<sub>OUT</sub> is the output voltage.

Therefore, the peak current,  $I_{Lpeak}$ , detected by the inductor is calculated with  $\Delta \pm 10$ .

$$I_{Lpeak} = I_{DC} + \frac{I_{PP}}{2} \tag{10}$$

Set the current limit of the TPS61088-Q1 higher than the peak current  $I_{Lpeak}$ . Then select the inductor with saturation current higher than the setting current limit.

Boost converter efficiency is dependent on the resistance of its current path, the switching loss associated with the switching MOSFETs, and the inductor core loss. The TPS61088-Q1 has optimized the internal switch resistance. However, the overall efficiency is affected significantly by the DC resistance (DCR) of the inductor, equivalent series resistance (ESR) at the switching frequency, and the core loss. Core loss is related to the core material and different inductors have different core loss. For a certain inductor, larger current ripple generates



higher DCR and ESR conduction losses and higher core loss. Usually, a data sheet of an inductor does not provide the ESR and core loss information. If needed, consult the inductor vendor for detailed information. Generally, TI recommends an inductor with lower DCR and ESR. However, there is a tradeoff among the inductor's inductance, DCR and ESR resistance, and its footprint. Furthermore, shielded inductors typically have higher DCR than unshielded inductors. 表 2 lists recommended inductors for the TPS61088-Q1. Verify whether the recommended inductor can support the user's target application with the previous calculations and bench evaluation. In this application, the Sumida's inductor CDMC8D28NP-1R2MC is selected for its small size and low DCR.

表っ	Recom	mended	Inductors
1X Z.	1766011	IIIIEIIUEU	IIIuuctora

PART NUMBER	L (µH)	DCR MAXIMUM (mΩ)	SATURATION CURRENT / HEAT RATING CURRENT (A)	SIZE MAXIMUM (L × W × H mm)	Vendor <sup>(1)</sup>
CDMC8D28NP-1R2MC	1.2	7	12.2 / 12.9	$9.5 \times 8.7 \times 3$	Sumida
744311150	1.5	7.2	14 / 11	7.3 × 7.2 × 4	Wurth
PIMB104T-2R2MS	2.2	7	18 / 12	11.2 × 10.3 × 4	Cyntec
PIMB103T-2R2MS	2.2	9	16 / 13	11.2 × 10.3 × 3	Cyntec
PIMB065T-2R2MS	2.2	12.5	12 / 10.5	7.4 × 6.8 × 5	Cyntec

<sup>(1)</sup> See Third-party Products Disclaimer

#### 9.2.2.6 Input Capacitor Selection

For good input voltage filtering, TI recommends low-ESR ceramic capacitors. The VIN pin is the power supply for the TPS61088-Q1. A 0.1- $\mu$ F ceramic bypass capacitor is recommended as close as possible to the VIN pin of the TPS61088-Q1. The VCC pin is the output of the internal LDO. A ceramic capacitor of more than 1  $\mu$ F is required at the VCC pin to get a stable operation of the LDO.

For the power stage, because of the inductor current ripple, the input voltage changes if there is parasite inductance and resistance between the power supply and the inductor. It is recommended to have enough input capacitance to make the input voltage ripple less than 100mV. Generally,  $10\text{-}\mu\text{F}$  input capacitance is sufficient for most applications.

注

DC bias effect: High-capacitance ceramic capacitors have a DC bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value must be chosen carefully. The differences between the rated capacitor value and the effective capacitance result from package size and voltage rating in combination with material. A 10-V rated 0805 capacitor with 10  $\mu F$  can have an effective capacitance of less 5  $\mu F$  at an output voltage of 5 V.

#### 9.2.2.7 Output Capacitor Selection

For small output voltage ripple, TI recommends a low-ESR output capacitor like a ceramic capacitor. Typically, three 22- $\mu$ F ceramic output capacitors work for most applications. Higher capacitor values can be used to improve the load transient response. Take care when evaluating a capacitor's derating under DC bias. The bias can significantly reduce capacitance. Ceramic capacitors can lose most of their capacitance at rated voltage. Therefore, leave margin on the voltage rating to ensure adequate effective capacitance. From the required output voltage ripple, use the following equations to calculate the minimum required effective capacitance  $C_{OUT}$ :



$$V_{ripple\_dis} = \frac{(V_{OUT} - V_{IN\_MIN}) \times I_{OUT}}{V_{OUT} \times f_{SW} \times C_{OUT}}$$

$$V_{ripple\_ESR} = I_{Lpeak} \times R_{C\_ESR}$$
(11)

#### where

- V<sub>ripole dis</sub> is output voltage ripple caused by charging and discharging of the output capacitor.
- V<sub>ripple ESR</sub> is output voltage ripple caused by ESR of the output capacitor.
- V<sub>IN MIN</sub> is the minimum input voltage of boost converter.
- V<sub>OUT</sub> is the output voltage.
- I<sub>OUT</sub> is the output current.
- I<sub>Lpeak</sub> is the peak current of the inductor.
- $f_{\text{SW}}$  is the converter switching frequency.

#### 9.2.2.8 Loop Stability

The TPS61088-Q1 requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network comprised of resister R5, ceramic capacitors C5 and C8 is connected to the COMP pin.

The power stage small signal loop response of constant off time (COT) with peak current control can be modeled by 公式 13.

$$G_{PS}\left(S\right) = \frac{R_{O} \times \left(1 - D\right)}{2 \times R_{sense}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{ESRZ}}\right) \left(1 - \frac{S}{2 \times \pi \times f_{RHPZ}}\right)}{1 + \frac{S}{2 \times \pi \times f_{P}}}$$

#### where

- D is the switching duty cycle.
- R<sub>O</sub> is the output load resistance.
- $R_{\text{sense}}$  is the equivalent internal current sense resistor, which is 0.08  $\Omega$ . (13)

$$f_{\mathsf{P}} = \frac{2}{2\pi \times \mathsf{R}_{\mathsf{O}} \times \mathsf{C}_{\mathsf{O}}}$$

#### where

$$f_{\mathsf{ESRZ}} = \frac{1}{2\pi \times \mathsf{R}_{\mathsf{ESR}} \times \mathsf{C}_{\mathsf{O}}}$$

#### where

• R<sub>ESR</sub> is the equivalent series resistance of the output capacitor. (15)

$$f_{\text{RHPZ}} = \frac{R_{\text{O}} \times (1 - D)^2}{2\pi \times L} \tag{16}$$

(17)



The COMP pin is the output of the internal transconductance amplifier. 公式 17 shows the small signal transfer function of compensation network.

$$Gc(S) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{S}{2 \times \pi \times f_{COMZ}}\right)}{\left(1 + \frac{S}{2 \times \pi \times f_{COMP1}}\right)\left(1 + \frac{S}{2 \times \pi \times f_{COMP2}}\right)}$$

where

- G<sub>EA</sub> is the amplifier's transconductance
- R<sub>EA</sub> is the amplifier's output resistance
- V<sub>REF</sub> is the reference voltage at the FB pin
- V<sub>OUT</sub> is the output voltage
- $f_{\text{COMP1}}$ ,  $f_{\text{COMP2}}$  are the poles' frequency of the compensation network.
- f<sub>COMZ</sub> is the zero's frequency of the compensation network.

The next step is to choose the loop crossover frequency,  $f_{\rm C}$ . The higher in frequency that the loop gain stays above zero before crossing over, the faster the loop response is. It is generally accepted that the loop gain cross over no higher than the lower of either 1/10 of the switching frequency,  $f_{\rm SW}$ , or 1/5 of the RHPZ frequency,  $f_{\rm RHPZ}$ .

Then set the value of R5, C5, and C8 (in <a> 13</a>) by following these equations.

$$R5 = \frac{2\pi \times V_{OUT} \times R_{sense} \times f_{C} \times C_{O}}{(1 - D) \times V_{RFF} \times G_{FA}}$$

where

• 
$$f_{\rm C}$$
 is the selected crossover frequency. (18)

The value of C5 can be set by 公式 19.

$$C5 = \frac{R_O \times C_O}{2R5} \tag{19}$$

The value of C8 can be set by 公式 20.


$$C8 = \frac{R_{ESR} \times C_O}{R5}$$
 (20)

If the calculated value of C8 is less than 10 pF, it can be left open.


Designing the loop for greater than 45° of phase margin and greater than 10-dB gain margin eliminates output votlage ringing during the line and load transient.



# 9.2.3 Application Curves









# 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 2.7 V to 12 V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A typical choice is an electrolytic or tantalum capacitor with a value of  $47~\mu F$ .

### 11 Layout

# 11.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator could suffer from instability and noise problems. To maximize efficiency, switch rise and fall times are very fast. To prevent radiation of high-frequency noise (for example, EMI), proper layout of the high-frequency switching path is essential. Minimize the length and area of all traces connected to the SW pin, and always use a ground plane under the switching regulator to minimize interplane coupling.

The input capacitor must be close to the VIN pin and GND pin in order to reduce the I<sub>input</sub> supply ripple.

The layout should also be done with well consideration of the thermal as this is a high power density device. A thermal pad that improves the thermal capabilities of the package should be soldered to the large ground plate, using thermal vias underneath the thermal pad.

#### 11.2 Layout Example

The bottom layer is a large ground plane connected to the PGND plane and AGND plane on top layer by vias.




图 21. Recommended TPS61088-Q1 Layout



#### 11.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. Calculate the maximum allowable dissipation,  $P_{D(max)}$ , and keep the actual power dissipation less than or equal to  $P_{D(max)}$ . The maximum-power-dissipation limit is determined using  $\Delta \vec{x}$  21.

$$P_{D(max)} = \frac{125 - T_A}{R_{\theta JA}}$$

where

- T<sub>A</sub> is the maximum ambient temperature for the application.
- R<sub>BJA</sub> is the junction-to-ambient thermal resistance given in the *Thermal Information* table. (21)

The TPS61088-Q1 comes in a thermally-enhanced VQFN package. This package includes a thermal pad that improves the thermal capabilities of the package. The real junction-to-ambient thermal resistance of the package greatly depends on the PCB type, layout, and thermal pad connection. Using thick PCB copper and soldering the thermal pad to a large ground plate enhance the thermal performance. Using more vias connects the ground plate on the top layer and bottom layer around the IC without solder mask also improves the thermal capability.



#### 12 器件和文档支持

#### 12.1 器件支持

#### 12.1.1 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

#### 12.1.2 开发支持

# 12.1.2.1 使用 WEBENCH 工具创建定制设计

请单击此处,使用 TPS61088-Q1 器件及其 WEBENCH®电源设计器创建定制设计。

- 1. 首先,输入您的输入电压、输出电压和输出电流要求。
- 2. 使用优化器拨盘优化效率、封装和成本等关键设计参数并将您的设计与德州仪器 (TI) 的其它可行解决方案进行比较。
- 3. WEBENCH 电源设计器提供一份定制原理图以及罗列实时价格和组件供货情况的物料清单。
- 4. 在大多数情况下, 您还可以:
  - 运行电气仿真,观察重要波形以及电路性能;
  - 运行热性能仿真,了解电路板热性能;
  - 将定制原理图和布局方案导出至常用 CAD 格式,
  - 打印设计方案的 PDF 报告并与同事共享。
- 5. 请访问 www.ti.com.cn/webench, 获取有关 WEBENCH 工具的详细信息。

### 12.2 接收文档更新通知

要接收文档更新通知,请导航至 Tl.com.cn 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 TI 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 12.4 商标

E2E is a trademark of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.5 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 12.6 术语表

SLYZ022 — TI 术语表。

这份术语表列出并解释术语、缩写和定义。

## 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

#### 重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司



# PACKAGE OPTION ADDENDUM

10-Dec-2020

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPS61088QRHLRQ1	ACTIVE	VQFN	RHL	20	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	S61088Q	Samples
TPS61088QRHLTQ1	ACTIVE	VQFN	RHL	20	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	S61088Q	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

# PACKAGE MATERIALS INFORMATION

www.ti.com 7-Jan-2021

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61088QRHLRQ1	VQFN	RHL	20	3000	330.0	12.4	3.8	4.8	1.3	8.0	12.0	Q1
TPS61088QRHLTQ1	VQFN	RHL	20	250	180.0	12.4	3.8	4.8	1.3	8.0	12.0	Q1

www.ti.com 7-Jan-2021




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61088QRHLRQ1	VQFN	RHL	20	3000	367.0	367.0	38.0
TPS61088QRHLTQ1	VQFN	RHL	20	250	213.0	191.0	35.0

3.5 x 4.5 mm, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK- NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 6. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to theri locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..



# 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Switching Voltage Regulators category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

FAN53610AUC33X FAN53611AUC123X EN6310QA 160215 R3 KE177614 FAN53611AUC12X MAX809TTR NCV891234MW50R2G

AST1S31PUR NCP81203PMNTXG NCP81208MNTXG PCA9412AUKZ NCP81109GMNTXG NCP3235MNTXG NCP81109JMNTXG

NCP81241MNTXG NTE7223 NTE7222 NTE7224 L6986FTR MPQ4481GU-AEC1-P MP8756GD-P MPQ2171GJ-P MPQ2171GJ-AEC1-P

NJW4153U2-A-TE2 MP2171GJ-P MP28160GC-Z XDPE132G5CG000XUMA1 LM60440AQRPKRQ1 MP5461GC-P IW673-20

NCV896530MWATXG MPQ4409GQBE-AEC1-P S-19903DA-A8T1U7 S-19903CA-A6T8U7 S-19903CA-S8T1U7 S-19902BA-A6T8U7

S-19902CA-A6T8U7 S-19902AA-A6T8U7 S-19903AA-A6T8U7 S-19902AA-S8T1U7 S-19902BA-A8T1U7 AU8310

LMR23615QDRRRQ1 LMR33630APAQRNXRQ1 LMR33630APCQRNXRQ1 LMR36503R5RPER LMR36503RFRPER

LMR36503RS3QRPERQ1