

采用 Eco-mode™ 的 4.5V 至 42V 输入、3.5A TPS54340B-Q1 降压直流/直流转换器

1 特性

- 汽车电子 应用认证
- 具有符合 AEC-Q100 的下列结果：
 - 器件温度 1 级：-40°C 至 125°C 的环境运行温度范围
 - 器件人体放电模式 (HBM) 静电放电 (ESD) 分类等级 H1C
 - 器件组件充电模式 (CDM) ESD 分类等级 C3B
- 可在轻负载条件下实现高效率，采用脉冲跳跃 Eco-mode™
- 92mΩ 高侧金属氧化物半导体场效应晶体管 (MOSFET)
- 146μA 静态运行电流和 2μA 关断电流
- 100kHz 至 2.5MHz 可调开关频率
- 同步至外部时钟
- 可在轻负载条件下使用集成型引导 (BOOT) 再充电场效应晶体管 (FET) 实现低压降
- 可调欠压闭锁 (UVLO) 电压和迟滞
- 0.8V 1% 内部电压基准
- 8 引脚 HSOP 封装，带有 PowerPAD™ 封装
- -40°C 至 150°C T_J 运行范围
- 使用 TPS54340B-Q1 并借助 WEBENCH® 电源设计器创建定制设计方案

2 应用

- 车辆附件：全球卫星定位 (GPS) (请参见 [SLVA412](#))，娱乐系统，高级驾驶员辅助系统 (ADAS)，紧急呼叫系统 (eCall)
- USB 专用充电端口和电池充电器 (请参见 [SLVA464](#))
- 工业自动化和电机控制
- 12V 和 24V 工业、汽车和通信电源系统

3 说明

TPS54340B-Q1 是一款配有集成型高侧 MOSFET 的 42V、3.5A 降压稳压器。按照 ISO 7637 标准，此器件能够耐受的抛负载脉冲高达 45V。电流模式控制提供了简单的外部补偿和灵活的组件选择。低纹波脉冲跳跃模式可将无负载电源电流降至 146μA。当启用引脚被拉至低电平时，关断电源电流被减少至 1μA。

欠压闭锁在内部设定为 4.3V，但可用一个使能引脚上的外部电阻分压器将之提高。该器件可在内部控制输出电压启动斜坡，从而控制启动过程并消除过冲。

宽开关频率范围可实现对效率或者外部组件尺寸进行的优化。频率折返和热关断在过载条件下保护内部和外部组件。


TPS54340B-Q1 器件可提供 8 引脚耐热增强型 HSOP PowerPAD 封装。

器件信息⁽¹⁾

器件型号	封装	封装尺寸 (标称值)
TPS54340B-Q1	HSOP (8)	4.89mm × 3.90mm


(1) 要了解所有可用封装，请参见数据表末尾的可订购产品附录。

简化电路原理图



Copyright © 2016, Texas Instruments Incorporated

效率与负载电流间的关系




目录

1	特性	1	7.4	Device Functional Modes	22
2	应用	1	8	Application and Implementation	23
3	说明	1	8.1	Application Information	23
4	修订历史记录	2	8.2	Typical Applications	23
5	Pin Configuration and Functions	3	9	Power Supply Recommendations	35
6	Specifications	4	10	Layout	35
6.1	Absolute Maximum Ratings	4	10.1	Layout Guidelines	35
6.2	ESD Ratings	4	10.2	Layout Example	36
6.3	Recommended Operating Conditions	4	10.3	Estimated Circuit Area	36
6.4	Thermal Information	4	11	器件和文档支持	37
6.5	Electrical Characteristics	5	11.1	器件支持	37
6.6	RT/CLK Timing Requirements	5	11.2	文档支持	37
6.7	Switching Characteristics	6	11.3	社区资源	37
6.8	Typical Characteristics	7	11.4	商标	37
7	Detailed Description	11	11.5	静电放电警告	37
7.1	Overview	11	11.6	Glossary	38
7.2	Functional Block Diagram	12	12	机械、封装和可订购信息	38
7.3	Feature Description	12			

4 修订历史记录

日期	修订版本	注释
2017 年2 月	*	最初发布。

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
BOOT	1	O	A bootstrap capacitor is required between BOOT and SW. If the voltage on this capacitor is below the minimum required to operate the high-side MOSFET, the output switches off until the capacitor is refreshed.
COMP	6	O	Error amplifier output and input to the output switch current (PWM) comparator. Connect frequency compensation components to this pin.
EN	3	I	Enable pin, with internal pullup current source. Pull below 1.2 V to disable. Float to enable. Adjust the input undervoltage lockout with two resistors. See the Enable and Adjusting Undervoltage Lockout section.
FB	5	I	Inverting input of the transconductance (gm) error amplifier.
GND	7	—	Ground
RT/CLK	4	I	Resistor Timing and External Clock. An internal amplifier holds this pin at a fixed voltage when using an external resistor to ground to set the switching frequency. If the pin is pulled above the PLL upper threshold, a mode change occurs and the pin becomes a synchronization input. The internal amplifier is disabled and the pin is a high impedance clock input to the internal PLL. If clocking edges stop, the internal amplifier is reenabled and the operating mode returns to resistor frequency programming.
SW	8	I	The source of the internal high-side power MOSFET and switching node of the converter.
Thermal Pad	9	—	GND pin must be electrically connected to the exposed pad on the printed-circuit-board for proper operation.
VIN	2	I	Input supply voltage with 4.5-V to 42-V operating range.

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN	−0.3	45	V
	EN	−0.3	8.4	
	BOOT		53	
	FB	−0.3	3	
	COMP	−0.3	3	
	RT/CLK	−0.3	3.6	
Output voltage	BOOT-SW		8	V
	SW	−0.6	45	
	SW, 10-ns Transient	−2	45	
Operating junction temperature		−40	150	°C
Storage temperature		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Supply input voltage ⁽¹⁾	V _O + V _{do}		42	V
V _O	Output voltage	0.8		58.8	V
I _O	Output current	0		3.5	A
T _J	Junction Temperature	−40		150	°C

- (1) See [Equation 1](#) in the Feature Description section.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾⁽²⁾		TPS54340B-Q1	UNIT
		DDA (HSOP)	
		8 PINS	
R _{θJA}	Junction-to-ambient thermal resistance (standard board)	42	°C/W
R _{θJC(top)}	Junction-to-case(top) thermal resistance	45.8	°C/W
R _{θJB}	Junction-to-board thermal resistance	23.4	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	5.9	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	23.4	°C/W
R _{θJC(bot)}	Junction-to-case(bottom) thermal resistance	3.6	°C/W

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953](#).

- (2) Power rating at a specific ambient temperature T_A should be determined with a junction temperature of 150°C. This is the point where distortion starts to substantially increase. See power dissipation estimate in application section of this data sheet for more information.

6.5 Electrical Characteristics

 $T_J = -40^{\circ}\text{C}$ to 150°C , $V_{IN} = 4.5\text{ V}$ to 42 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE (VIN PIN)					
Operating input voltage		4.5		42	V
Internal undervoltage lockout threshold	Rising	4.1	4.3	4.48	V
Internal undervoltage lockout threshold hysteresis			325		mV
Shutdown supply current	EN = 0 V, 25°C, 4.5 V ≤ VIN ≤ 42 V		2.25	4.5	μA
Operating: nonswitching supply current	FB = 0.9 V, TA = 25°C		146	175	
ENABLE AND UVLO (EN PIN)					
Enable threshold voltage	No voltage hysteresis, rising and falling	1.1	1.2	1.3	V
Input current	Enable threshold 50 mV		−4.6		μA
	Enable threshold −50 mV	−0.58	−1.2	−1.8	
Hysteresis current		−2.2	−3.4	−4.5	μA
Enable to COMP active	VIN = 12 V , TA = 25°C		346		μs
INTERNAL SOFT-START TIME					
Soft-Start Time	fSW = 500 kHz, 10% to 90%		2.1		ms
Soft-Start Time	fSW = 2.5 MHz, 10% to 90%		0.42		ms
VOLTAGE REFERENCE					
Voltage reference		0.792	0.8	0.808	V
HIGH-SIDE MOSFET					
On-resistance	VIN = 12 V, BOOT-SW = 6 V		92	190	mΩ
ERROR AMPLIFIER					
Input current			50		nA
Error amplifier transconductance (gM)	−2 μA < ICOMP < 2 μA, VCOMP = 1 V		350		μS
Error amplifier transconductance (gM) during soft-start	−2 μA < ICOMP < 2 μA, VCOMP = 1 V, VFB = 0.4 V		77		μS
Error amplifier DC gain	VFB = 0.8 V		10,000		V/V
Min unity gain bandwidth			2500		kHz
Error amplifier source and sink	V(Comp) = 1 V, 100-mV overdrive		±30		μA
COMP to SW current transconductance			12		A/V
CURRENT LIMIT					
Current limit threshold	All VIN and temperatures, Open Loop ⁽¹⁾	4.5	5.5	6.8	A
	All temperatures, VIN = 12 V, Open Loop ⁽¹⁾	4.5	5.5	6.25	
	VIN = 12 V, TA = 25°C, Open Loop ⁽¹⁾	5.2	5.5	5.85	
Current limit threshold delay			60		ns
THERMAL SHUTDOWN					
Thermal shutdown			176		°C
Thermal shutdown hysteresis			12		°C
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)					
RT/CLK high threshold			1.55	2	V
RT/CLK low threshold		0.5	1.2		V

(1) Open Loop current limit measured directly at the SW pin and is independent of the inductor value and slope compensation.

6.6 RT/CLK Timing Requirements

	MIN	NOM	MAX	UNIT
Minimum CLK input pulse width		15		ns

6.7 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
TIMING RESISTOR AND EXTERNAL CLOCK (RT/CLK PIN)						
	Switching frequency range using RT mode		100		2500	kHz
f_{sw}	Switching frequency	$R_T = 200\text{ k}\Omega$	450	500	550	kHz
	Switching frequency range using CLK mode		160		2300	kHz
	RT/CLK falling edge to SW rising edge delay	Measured at 500 kHz with RT resistor in series		55		ns
	PLL lock in time	Measured at 500 kHz		78		μs

6.8 Typical Characteristics




Figure 1. ON Resistance vs Junction Temperature




Figure 2. Voltage Reference vs Junction Temperature




Figure 3. Switch Current Limit vs Junction Temperature




Figure 4. High-side Switch Current Limit vs Input Voltage




Figure 5. Switching Frequency vs Junction Temperature




Figure 6. Switching Frequency vs R_T/CLK Resistance Low-Frequency Range

Typical Characteristics (continued)




Figure 7. Switching Frequency vs RT/CLK Resistance High-Frequency Range




Figure 8. EA Transconductance vs Junction Temperature




Figure 9. EA Transconductance During Soft Start vs Junction Temperature




Figure 10. EN Pin Voltage vs Junction Temperature




Figure 11. EN Pin Current vs Junction Temperature




Figure 12. EN Pin Current vs Junction Temperature

Typical Characteristics (continued)




Figure 13. EN Pin Current Hysteresis vs Junction Temperature




Figure 14. Switching Frequency vs FB




Figure 15. Shutdown Supply Current vs Junction Temperature




Figure 16. Shutdown Supply Current vs Input Voltage (V_{IN})




Figure 17. V_{IN} Supply Current vs Junction Temperature




Figure 18. V_{IN} Supply Current vs Input Voltage

Typical Characteristics (continued)




Figure 19. BOOT-SW UVLO vs Junction Temperature




Figure 20. Input Voltage UVLO vs Junction Temperature




Figure 21. Soft-Start Time vs Switching Frequency

7 Detailed Description

7.1 Overview

The TPS54340B-Q1 device is a 42-V, 3.5-A, step-down (buck) regulator with an integrated high-side N-channel MOSFET. The device implements constant-frequency current-mode control, which reduces output capacitance and simplifies external frequency compensation. The wide switching-frequency range of 100 kHz to 2500 kHz allows for either efficiency or size optimization when selecting the output filter components. The switching frequency is adjusted using a resistor to ground connected to the RT/CLK pin. The device has an internal phase-locked loop (PLL) connected to the RT/CLK pin that synchronizes the power switch turnon to a falling edge of an external clock signal.


The TPS54340B-Q1 device has a default input start-up voltage of approximately 4.3 V. The EN pin adjusts the input voltage undervoltage lockout (UVLO) threshold with two external resistors. An internal pullup current source enables operation when the EN pin is floating. The operating current is 146 μ A under no load condition (not switching). When the device is disabled, the supply current is 1 μ A.

The integrated 92-m Ω high-side MOSFET supports high-efficiency power-supply designs capable of delivering 3.5 A of continuous current to a load. The gate-drive bias voltage for the integrated high-side MOSFET is supplied by a bootstrap capacitor connected from the BOOT to SW pins. The TPS54340B-Q1 device reduces the external component count by integrating the bootstrap recharge diode. The BOOT pin capacitor voltage is monitored by a UVLO circuit which turns off the high-side MOSFET when the BOOT to SW voltage falls below a preset threshold. An automatic BOOT capacitor recharge circuit allows the TPS54340B-Q1 device to operate at high duty cycles approaching 100%. Therefore, the maximum output voltage is near the minimum input supply voltage of the application. The minimum output voltage is the internal 0.8-V feedback reference.

Output-overvoltage transients are minimized by an Overvoltage Protection (OVP) comparator. When the OVP comparator is activated, the high-side MOSFET turns off and remains off until the output voltage is less than 106% of the desired output voltage.

The TPS54340B-Q1 device includes an internal soft-start circuit that slows the output rise time during start-up to reduce in-rush current and output voltage overshoot. Output overload conditions reset the soft-start timer. When the overload condition is removed, the soft-start circuit controls the recovery from the fault output level to the nominal regulation voltage. A frequency-foldback circuit reduces the switching frequency during start-up and overcurrent fault conditions to help maintain control of the inductor current.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Fixed-Frequency PWM Control

The TPS54340B-Q1 device uses fixed-frequency peak-current-mode control with adjustable switching frequency. The output voltage is compared through external resistors connected to the FB pin to an internal voltage reference by an error amplifier. An internal oscillator initiates the turnon of the high-side power switch. The error amplifier output at the COMP pin controls the high-side power-switch current. When the high-side MOSFET switch current reaches the threshold level set by the COMP voltage, the power switch turns off. The COMP pin voltage increases and decreases as the output current increases and decreases. The device implements current limiting by clamping the COMP-pin voltage to a maximum level. The pulse skipping Eco-mode is implemented with a minimum voltage clamp on the COMP pin.

7.3.2 Slope Compensation Output Current

The TPS54340B-Q1 device adds a compensating ramp to the MOSFET switch-current sense signal. This slope compensation prevents sub-harmonic oscillations at duty cycles greater than 50%. The peak current limit of the high-side switch is not affected by the slope compensation and remains constant over the full duty-cycle range.

Feature Description (continued)

7.3.3 Pulse Skip Eco-mode™

The TPS54340B-Q1 device operates in a pulse skipping Eco-mode at light-load currents to improve efficiency by reducing switching and gate-drive losses. If the output voltage is within regulation and the peak-switch current at the end of any switching cycle is below the pulse-skipping current threshold, the device enters Eco-mode. The pulse-skipping current threshold is the peak switch-current level corresponding to a nominal COMP voltage of 600 mV.

When in Eco-mode, the COMP pin voltage is clamped at 600 mV and the high-side MOSFET is inhibited. Because the device is not switching, the output voltage begins to decay. The voltage control loop responds to the falling output voltage by increasing the COMP pin voltage. The high-side MOSFET enables and switching resumes when the error amplifier lifts COMP above the pulse skipping threshold. The output voltage recovers to the regulated value, and COMP eventually falls below the Eco-mode pulse-skipping threshold at which time the device again enters Eco-mode. The internal PLL remains operational when in Eco-mode. When operating at light-load currents in Eco-mode, the switching transitions occur synchronously with the external clock signal.

During Eco-mode operation, the TPS54340B-Q1 device senses and controls peak switch current, not the average load current. Therefore the load current at which the device enters Eco-mode is dependent on the output inductor value. The circuit in [Figure 33](#) enters Eco-mode at about 31.4-mA output current. As the load current approaches zero, the device enters a pulse-skip mode during which it draws only 146-μA input quiescent current.

7.3.4 Low Dropout Operation and Bootstrap Voltage (BOOT)

The TPS54340B-Q1 device provides an integrated-bootstrap voltage regulator. A small capacitor between the BOOT and SW pins provides the gate drive voltage for the high-side MOSFET. The BOOT capacitor refreshes when the high-side MOSFET is off and the external low-side diode conducts. The recommended value of the BOOT capacitor is 0.1 μF. For stable performance over temperature and voltage, TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating of 10 V or higher.

When operating with a low-voltage difference from input to output, the high-side MOSFET of the TPS54340B-Q1 device operates at 100% duty cycle as long as the BOOT to SW pin voltage is greater than 2.1 V. When the voltage from BOOT to SW drops to less than 2.1 V, the high-side MOSFET turns off and an integrated low-side MOSFET pulls SW low to recharge the BOOT capacitor. To reduce the losses of the small low-side MOSFET at high-output voltages, it is disabled at 24-V output and reenabled when the output reaches 21.5 V.

Because the gate drive current sourced from the BOOT capacitor is small, the high-side MOSFET can remain on for many switching cycles before the MOSFET is turned off to refresh the capacitor. Thus, the effective duty cycle of the switching regulator can be high, approaching 100%. The effective duty cycle of the converter during dropout is mainly influenced by the voltage drops across the power MOSFET, the inductor resistance, the low-side diode voltage, and the printed-circuit-board resistance.

calculates the minimum input voltage required to regulate the output voltage and ensure proper operation of the device. This calculation must include tolerance of the component specifications and the variation of these specifications at their maximum operating temperature in the application.

$$V_{IN}(\min) = \frac{V_{OUT} + V_F + R_{DC} \times I_{OUT}}{D} + R_{DS(on)} \times I_{OUT} - V_F$$

where

- V_F = Schottky diode forward voltage
- R_{DC} = DC resistance of inductor plus PCB
- $R_{DS(on)}$ = High-side MOSFET resistance
- D = Effective duty cycle of 99%.

(1)

During high-duty-cycle (low-dropout) conditions, the inductor-current ripple increases when the BOOT capacitor recharges which results in an increase in output voltage ripple. Increased ripple occurs when the off time required to recharge the BOOT capacitor is longer than the high-side off time associated with cycle-by-cycle PWM control.

At heavy loads, the minimum input voltage must be increased to ensure a monotonic start-up. [Equation 2](#) calculates the minimum input voltage for this condition.

Feature Description (continued)

$$V_{Omax} = D_{max} \times (V_{VINmin} - I_{Omax} \times R_{DS(on)} + V_F) - V_F - I_{Omax} \times R_{dc}$$

where

- $D_{max} \geq 0.9$
- $R_{DS(on)} = 1 / (-0.3 \times VB2SW^2 + 3.577 \times VB2SW - 4.246)$
- $VB2SW = V_{BOOT} + V_F$
- $V_{BOOT} = (1.41 \times V_{VIN} - 0.554 - V_F \times f_{sw} \times 10^{-6} - 1.847 \times 10^3 \times IB2SW) / (1.41 + f_{sw} \times 10^{-6})$
- $IB2SW = 100 \times 10^{-6} \text{ A}$

(2)

7.3.5 Error Amplifier

The TPS54340B-Q1 voltage regulation loop is controlled by a transconductance error amplifier. The error amplifier compares the FB pin voltage to the lower of the internal soft-start voltage or the internal 0.8-V voltage reference. The transconductance (gm) of the error amplifier is 350 $\mu\text{A/V}$ during normal operation. During soft-start operation, the transconductance is reduced to 78 $\mu\text{A/V}$ and the error amplifier is referenced to the internal soft-start voltage.

The frequency compensation components (capacitor, series resistor and capacitor) are connected between the error amplifier output COMP pin and GND pin.

7.3.6 Adjusting the Output Voltage

The internal voltage reference produces a precise 0.8 V $\pm 1\%$ voltage reference over the operating temperature and voltage range by scaling the output of a bandgap reference circuit. The output voltage is set by a resistor divider from the output node to the FB pin. TI recommends using divider resistors with a 1% tolerance or better. Select the low-side resistor R_{LS} for the desired divider current, and use Equation 3 to calculate R_{HS} . To improve efficiency at light loads, consider using larger value resistors. However, if the values are too high, the regulator is more susceptible to noise and voltage errors from the FB input current may become noticeable.

$$R_{HS} = R_{LS} \times \left(\frac{V_{out} - 0.8\text{V}}{0.8\text{ V}} \right)$$

(3)

7.3.7 Enable and Adjusting Undervoltage Lockout

The TPS54340B-Q1 device is enabled when the VIN-pin voltage rises above 4.3 V and the EN-pin voltage exceeds the enable threshold of 1.2 V. The TPS54340B-Q1 device is disabled when the VIN pin voltage falls to less than 4 V, or when the EN pin voltage is less than 1.2 V. The EN pin has an internal pullup current source, I_1 , of 1.2 μA that enables operation of the TPS54340B-Q1 device when the EN pin floats.

If an application requires a higher undervoltage lockout (UVLO) threshold, use the circuit shown in Figure 22 to adjust the input voltage UVLO with two external resistors. When the EN pin voltage exceeds 1.2 V, an additional 3.4 μA of hysteresis current, I_{hys} , is sourced out of the EN pin. When the EN pin is pulled to less than 1.2 V, the 3.4 μA I_{hys} current is removed. This additional current facilitates adjustable input voltage UVLO hysteresis. Use Equation 4 to calculate R_{UVLO1} for the desired UVLO hysteresis voltage. Use Equation 5 to calculate R_{UVLO2} for the desired VIN start voltage.

In applications designed to start at relatively low input voltages (for example 4.5 V) and withstand high input voltages (for example 40 V), the EN pin can experience a voltage greater than the absolute maximum voltage of 8.4 V during the high-input voltage condition. TI recommends using a Zener diode to clamp the pin voltage below the absolute maximum rating.

Feature Description (continued)




Figure 22. Adjustable Undervoltage Lockout (UVLO)

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}} \quad (4)$$

$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1} \quad (5)$$

7.3.8 Internal Soft-Start

The TPS54340-Q1 device has an internal digital soft-start that ramps the reference voltage from 0 V to the final value in 1024 switching cycles. The internal soft-start time (10% to 90%) is calculated using [Equation 6](#)

$$t_{SS}(ms) = \frac{1024}{f_{SW}(kHz)} \quad (6)$$

If the EN pin is pulled below the stop threshold of 1.2 V, switching stops and the internal soft start resets. The soft start also resets in thermal shutdown.

7.3.9 Constant Switching Frequency and Timing Resistor (RT/CLK) Pin)

The switching frequency of the TPS54340B-Q1 device is adjustable over a wide range from 100 kHz to 2500 kHz by placing a resistor between the RT/CLK pin and GND pin. The RT/CLK pin voltage is typically 0.5 V and must have a resistor to ground to set the switching frequency. To determine the timing resistance for a given switching frequency, use [Equation 7](#) or [Equation 8](#) or the curves in [Figure 5](#) and [Figure 6](#). To reduce the solution size one typically sets the switching frequency as high as possible, but tradeoffs of the conversion efficiency, maximum input voltage, and minimum controllable on time must be considered. The minimum-controllable on time is typically 135 ns which limits the maximum operating frequency in applications with high input-to-output step-down ratios. The maximum switching frequency is also limited by the frequency-foldback circuit. A more detailed discussion of the maximum switching frequency is provided in [Accurate Current Limit Operation and Maximum Switching Frequency](#).

$$R_T (k\Omega) = \frac{101756}{f_{SW} (kHz)^{1.008}} \quad (7)$$

$$f_{SW} (kHz) = \frac{92417}{R_T (k\Omega)^{0.991}} \quad (8)$$




Figure 23. Internal EN Clamp

Feature Description (continued)

7.3.10 Accurate Current Limit Operation and Maximum Switching Frequency

The TPS54340B-Q1 device implements peak-current-mode control in which the COMP-pin voltage controls the peak current of the high-side MOSFET. A signal proportional to the high-side switch current and the COMP pin voltage are compared each cycle. When the peak switch current intersects the COMP control voltage, the high-side switch turns off. During overcurrent conditions that pull the output voltage low, the error amplifier increases switch current by driving the COMP pin high. The error amplifier output is clamped internally at a level which sets the peak switch-current limit. The TPS54340B-Q1 device provides an accurate current limit threshold with a typical current limit delay of 60 ns. With smaller inductor values, the delay results in a higher peak inductor current. The relationship between the inductor value and the peak inductor current is shown in [Figure 24](#).




Figure 24. current limit Delay

To protect the converter in overload conditions at higher switching frequencies and input voltages, the TPS54340B-Q1 device implements a frequency foldback. The oscillator frequency is divided by 1, 2, 4, and 8 as the FB pin voltage falls from 0.8 V to 0 V. The TPS54340B-Q1 device uses a digital-frequency foldback to enable synchronization to an external clock during normal start-up and fault conditions. During short circuit events, the inductor current exceeds the peak current limit because of the high input voltage and the minimum-controllable on time. When the shorted load forces the output voltage low, the inductor current decreases slowly during the switch-off time. The frequency foldback effectively increases the off time by increasing the period of the switching cycle providing more time for the inductor current to ramp down.

With a maximum frequency-foldback ratio of 8, there is a maximum frequency at which the inductor current is controlled by frequency-foldback protection. [Equation 10](#) calculates the maximum switching frequency at which the inductor current remains under control when V_{OUT} is forced to $V_{OUT(SC)}$. The selected operating frequency must not exceed the calculated value.

[Equation 9](#) calculates the maximum switching-frequency limitation set by the minimum-controllable on time and the input-to-output step-down ratio. Setting the switching frequency above this value causes the regulator to skip switching pulses to achieve the low duty cycle required at maximum input voltage.

$$f_{SW(max skip)} = \frac{1}{t_{ON}} \times \left(\frac{I_O \times R_{dc} + V_{OUT} + V_d}{V_{IN} - I_O \times R_{DS(on)} + V_d} \right) \quad (9)$$

Feature Description (continued)

$$f_{SW(shift)} = \frac{f_{DIV}}{t_{ON}} \times \left(\frac{I_{CL} \times R_{dc} + V_{OUT(sc)} + V_d}{V_{IN} - I_{CL} \times R_{DS(on)} + V_d} \right)$$

where


- I_O is the output current
 - I_{CL} is the current limit
 - R_{dc} is the inductor resistance
 - V_{IN} is the maximum input voltage
 - V_{OUT} is the output voltage
 - $V_{OUT(SC)}$ is the output voltage during short
 - V_d is the diode voltage drop
 - $R_{DS(on)}$ is the switch ON-resistance
 - t_{ON} is the controllable ON-time
 - f_{DIV} is the frequency divide equals (1, 2, 4, or 8)
- (10)

7.3.11 Synchronization to RT/CLK Pin

The RT/CLK pin receives a frequency-synchronization signal from an external system clock. To implement this synchronization feature connect a square wave to the RT/CLK pin through either circuit network shown in [Figure 25](#). The square wave applied to the RT/CLK pin must switch lower than 0.5 V but higher than 1.7 V, and it must have a pulse-width greater than 15 ns. The synchronization frequency range is 160 kHz to 2300 kHz. The rising edge of the SW synchronizes to the falling edge of RT/CLK pin signal. The external synchronization circuit must be designed so that the default-frequency set-resistor is connected from the RT/CLK pin to ground when the synchronization signal is off. When using a low-impedance signal source, the frequency set resistor is connected in parallel with an AC-coupling capacitor to a termination resistor (for example 50 Ω) as shown in [Figure 25](#). The two resistors in series provide the default-frequency setting resistance when the signal source is turned off. The sum of the resistance must set the switching frequency close to the external CLK frequency. TI recommends to AC-couple the synchronization signal through a 10-pF ceramic capacitor to RT/CLK pin.

The first time that the RT/CLK is pulled above the PLL threshold, the TPS54340B-Q1 device switches from the RT-resistor free-running frequency mode to the PLL-synchronized mode. The internal 0.5-V voltage source is removed and the RT/CLK pin becomes high impedance as the PLL begins to lock onto the external signal. The switching frequency can be higher or lower than the frequency set with the RT/CLK resistor. The device transitions from the resistor mode to the PLL mode and locks onto the external clock frequency within 78 μ s. During the transition from the PLL mode to the resistor-programmed mode, the switching frequency falls to 150 kHz and then increases or decreases to the resistor programmed frequency when the 0.5-V bias voltage is reapplied to the RT/CLK resistor.

The switching frequency is divided by 8, 4, 2, and 1 as the FB pin voltage ramps from 0 to 0.8 V. The device implements a digital-frequency foldback to enable synchronizing to an external clock during normal start-up and fault conditions. [Figure 26](#), [Figure 27](#) and [Figure 28](#) show the device synchronized to an external system clock in continuous-conduction mode (CCM), discontinuous-conduction mode (DCM), and pulse-skip mode (Eco-Mode).



Copyright © 2016, Texas Instruments Incorporated

Figure 25. Synchronizing to a System Clock

Feature Description (continued)




Figure 26. Plot of Synchronizing in CCM




Figure 27. Plot of Synchronizing in DCM




Figure 28. Plot of Synchronizing in Eco-Mode™

7.3.12 Overvoltage Protection

The TPS54340B-Q1 device incorporates an output-overvoltage-protection (OVP) circuit to minimize voltage overshoot when recovering from output fault conditions or strong unload transients in designs with low-output capacitance. For example, when the power-supply output is overloaded, the error amplifier compares the actual output voltage to the internal reference voltage. If the FB pin voltage is lower than the internal reference voltage for a considerable time, the output of the error amplifier increases to a maximum voltage corresponding to the peak current limit threshold. When the overload condition is removed, the regulator output rises and the error amplifier output transitions to the normal operating level. In some applications, the power-supply output voltage increases faster than the response of the error amplifier output resulting in an output overshoot.

Feature Description (continued)


The OVP feature minimizes output overshoot when using a low-value output capacitor by comparing the FB-pin voltage to the rising OVP threshold which is nominally 109% of the internal voltage reference. If the FB-pin voltage is greater than the rising OVP threshold, the high-side MOSFET is immediately disabled to minimize output overshoot. When the FB voltage drops below the falling OVP threshold, which is nominally 106% of the internal voltage reference, the high-side MOSFET resumes normal operation.

7.3.13 Thermal Shutdown

The TPS54340B-Q1 device provides an internal thermal shutdown to protect the device when the junction temperature exceeds 176°C. The high-side MOSFET stops switching when the junction temperature exceeds the thermal trip threshold. Once the die temperature falls to less than 164°C, the device reinitiates the power-up sequence controlled by the internal soft-start circuitry.

7.3.14 Small-Signal Model for Loop Response

Figure 29 shows an equivalent model for the TPS54340B-Q1 control loop, which is simulated to check the frequency response and dynamic load response. The error amplifier is a transconductance amplifier with a $g_{m_{EA}}$ of 3350 $\mu A/V$. The error amplifier is modeled using an ideal voltage-controlled current source. The resistor R_O and capacitor C_O model the open-loop gain and frequency response of the amplifier. The 1-mV AC-voltage source between the nodes a and b effectively breaks the control loop for the frequency response measurements. Plotting c/a provides the small-signal response of the frequency compensation. Plotting a/b provides the small-signal response of the overall loop. The dynamic loop response is evaluated by replacing R_L with a current source with the appropriate load-step amplitude and step rate in a time-domain analysis. This equivalent model is only valid for continuous conduction mode (CCM) operation.



Copyright © 2016, Texas Instruments Incorporated

Figure 29. Small-Signal Model for Loop Response

7.3.15 Simple Small-Signal Model for Peak-Current-Mode Control

Figure 30 describes a simple small-signal model that is used to design the frequency compensation. The TPS54340B-Q1 power stage is approximated by a voltage-controlled current source (duty cycle modulator) supplying current to the output capacitor and load resistor. The control-to-output transfer function is shown in Equation 11 and consists of a DC gain, one dominant pole, and one ESR zero. The quotient of the change in switch current and the change in COMP-pin voltage (node c in Figure 29) is the power-stage transconductance, $g_{m_{PS}}$. The $g_{m_{PS}}$ for the TPS54340B-Q1 device is 12 A/V. The low-frequency gain of the power stage is the product of the transconductance and the load resistance as shown in Equation 12.

Feature Description (continued)

As the load current increases and decreases, the low-frequency gain decreases and increases, respectively. This variation with the load is problematic at first glance, but fortunately the dominant pole moves with the load current (see Equation 13). The combined effect is highlighted by the dashed line in the right half of Figure 30. As the load current decreases, the gain increases and the pole frequency lowers, which keeps the 0-dB crossover frequency the same as load conditions vary. The type of output capacitor chosen determines whether the ESR zero has a profound effect on the frequency compensation design. Because the phase margin is increased by the ESR zero of the output capacitor (see Equation 14), the use of high-ESR aluminum-electrolytic capacitors reduces the number frequency compensation components required to stabilize the overall loop.




Figure 30. Simple Small-Signal Model and Frequency Response for Peak-Current-Mode Control

$$\frac{V_{OUT}}{V_C} = A_{dc} \times \frac{\left(1 + \frac{s}{2\pi \times f_Z}\right)}{\left(1 + \frac{s}{2\pi \times f_P}\right)} \quad (11)$$

$$A_{dc} = g_{m_{ps}} \times R_L \quad (12)$$

$$f_P = \frac{1}{C_{OUT} \times R_L \times 2\pi} \quad (13)$$

$$f_Z = \frac{1}{C_{OUT} \times R_{ESR} \times 2\pi} \quad (14)$$

7.3.16 Small-Signal Model for Frequency Compensation

The TPS54340B-Q1 device uses a transconductance amplifier for the error amplifier and supports three of the commonly-used frequency-compensation circuits. The compensation circuits, Type 2A, Type 2B, and Type 1, are shown in Figure 31. Type 2 circuits are typically implemented in high-bandwidth power-supply designs using low-ESR output capacitors. The Type 1 circuit is used with power-supply designs with high-ESR aluminum-electrolytic or tantalum capacitors. Equation 15 and Equation 16 relate the frequency response of the amplifier to the small-signal model in Figure 31. The open-loop gain and bandwidth are modeled using the R_O and C_O shown in Figure 31. See [Application and Implementation](#) for a design example using a Type-2A network with a low-ESR output capacitor.

Equation 15 through Equation 24 are provided as a reference. An alternative is to use [WEBENCH](#) software tools to create a design based on the power supply requirements.

Feature Description (continued)




Figure 31. Types of Frequency Compensation




Figure 32. Frequency Response of the Type-2A and Type-2B Frequency Compensation

$$R_O = \frac{A_{OI}(V/V)}{g_{m_{ea}}} \quad (15)$$

$$C_O = \frac{g_{m_{ea}}}{2\pi \times BW \text{ (Hz)}} \quad (16)$$

$$EA = A_0 \times \frac{\left(1 + \frac{s}{2\pi \times f_{Z1}}\right)}{\left(1 + \frac{s}{2\pi \times f_{P1}}\right) \times \left(1 + \frac{s}{2\pi \times f_{P2}}\right)} \quad (17)$$

$$A_0 = g_{m_{ea}} \times R_O \times \frac{R_2}{R_1 + R_2} \quad (18)$$

$$A_1 = g_{m_{ea}} \times R_O \parallel R_3 \times \frac{R_2}{R_1 + R_2} \quad (19)$$

$$P_1 = \frac{1}{2\pi \times R_O \times C_1} \quad (20)$$

Feature Description (continued)

$$Z1 = \frac{1}{2\pi \times R3 \times C1} \quad (21)$$

$$P2 = \frac{1}{2\pi \times R3 \parallel R_O \times (C2 + C_O)} \text{ type 2a} \quad (22)$$

$$P2 = \frac{1}{2\pi \times R3 \parallel R_O \times C_O} \text{ type 2b} \quad (23)$$

$$P2 = \frac{1}{2\pi \times R_O \times (C2 + C_O)} \text{ type 1} \quad (24)$$

7.4 Device Functional Modes

The TPS54340B-Q1 device is designed to operate with input voltages above 4.5 V. When the VIN voltage is above the 4.3 V, typical rising UVLO threshold and the EN voltage is above the 1.2 V typical threshold the device is active. If the VIN voltage falls below the typical 4-V UVLO turnoff threshold, the device stops switching. If the EN voltage falls below the 1.2-V threshold, the device stops switching and enters a shutdown mode with low supply current of 2 µA typical.

The TPS54340B-Q1 device will operate in CCM when the output current is enough to keep the inductor current above 0 A at the end of each switching period. As a nonsynchronous converter, it will enter DCM at low-output currents when the inductor current falls to 0 A before the end of a switching period. At very low-output current, the COMP voltage will drop to the pulse-skipping threshold, and the device operates in a pulse-skipping Eco-mode. In this mode, the high-side MOSFET does not switch every switching period. This operating mode reduces power loss while regulating the output voltage. For more information on Eco-mode see the [Pulse Skip Eco-mode™](#) section.

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS54340B-Q1 device is a 42-V, 3.5-A, step-down regulator with an integrated high-side MOSFET. This device is typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 3.5 A. Example applications are: 12 V and 24 V industrial, automotive, and communications power systems. Use the following design procedure to select component values for the TPS54340B-Q1 device. This procedure illustrates the design of a high-frequency switching regulator using ceramic output capacitors. Calculations can be done with the excel spreadsheet ([SLVC452](#)) located on the product page.

8.2 Typical Applications

8.2.1 Buck Converter With 6-V to 42-V Input and 3.3-V at 3.5-A Output



Copyright © 2016, Texas Instruments Incorporated

Figure 33. 3.3-V Output TPS54340B-Q1 Design Example

8.2.1.1 Design Requirements

To start the design process, a few parameters must be known. These requirements are typically determined at the system level. [Table 1](#) shows the design parameters for this example.

Typical Applications (continued)

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
Output voltage	3.3 V
Transient response 0.875-A to 2.625 A-load step	$\Delta V_{OUT} = 4\%$
Maximum output current	3.5 A
Input voltage	12 V nominal, 6 V to 42 V
Output voltage ripple	0.5% of V_{OUT}
Start Input voltage (rising V_{IN})	5.75 V
Stop Input Voltage (falling V_{IN})	4.5 V

8.2.1.2 Detailed Design Procedure

8.2.1.2.1 Custom Design With WEBENCH® Tools

[Click here](#) to create a custom design using the TPS54340B-Q1 device with the WEBENCH® Power Designer.

1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

8.2.1.2.2 Selecting the Switching Frequency

The first step is to choose a switching frequency for the regulator. Typically, the designer uses the highest switching frequency possible, because this produces the smallest solution size. High switching frequency allows for lower-value inductors and smaller output capacitors compared to a power supply that switches at a lower frequency. The switching frequency that can be selected is limited by the minimum on-time of the internal power switch, the input voltage, the output voltage, and the frequency-foldback protection.

[Equation 9](#) and [Equation 10](#) calculate the upper limit of the switching frequency for the regulator. Choose the lower value result from the two equations. Switching frequencies higher than these values results in pulse skipping or the lack of overcurrent protection during a short circuit.

The typical minimum on time, t_{onmin} , is 135 ns for the TPS54340B-Q1. For this example, the output voltage is 3.3 V and the maximum input voltage is 42 V, which allows for a maximum switch frequency up to 712 kHz to avoid pulse skipping from [Equation 9](#). To ensure overcurrent runaway is not a concern during short circuits use [Equation 10](#) to determine the maximum switching frequency for frequency-foldback protection. With a maximum input voltage of 42 V, assuming a diode voltage of 0.7 V, inductor resistance of 21 mΩ, switch resistance of 92 mΩ, a current limit value of 4.7 A, and short circuit output voltage of 0.1 V, the maximum switching frequency is 1260 kHz.

For this design, a lower switching frequency of 600 kHz is chosen to operate comfortably below the calculated maximums. To determine the timing resistance for a given switching frequency, use [Equation 7](#) or the curve in [Figure 6](#). The switching frequency is set by resistor R_3 shown in [Figure 33](#). For 600 kHz operation, the closest standard value resistor is 162 kΩ.

$$f_{SW(max skip)} = \frac{1}{135ns} \times \left(\frac{3.5 A \times 21 m\Omega + 3.3 V + 0.7 V}{42 V - 3.5 A \times 92 m\Omega + 0.7 V} \right) = 712 \text{ kHz} \quad (25)$$

$$f_{\text{SW(Shift)}} = \frac{8}{135 \text{ ns}} \times \left(\frac{4.7 \text{ A} \times 21 \text{ m}\Omega + 0.1 \text{ V} + 0.7 \text{ V}}{42 \text{ V} - 4.7 \text{ A} \times 92 \text{ m}\Omega + 0.7 \text{ V}} \right) = 1260 \text{ kHz} \quad (26)$$

$$R_T (\text{k}\Omega) = \frac{101756}{600 (\text{kHz})^{1.008}} = 161 \text{ k}\Omega \quad (27)$$

8.2.1.2.3 Output Inductor Selection (L_O)

To calculate the minimum value of the output inductor, use [Equation 28](#).

K_{IND} is a ratio that represents the amount of inductor ripple current relative to the maximum output current. The inductor ripple current is filtered by the output capacitor. Therefore, choosing high inductor ripple currents impacts the selection of the output capacitor because the output capacitor must have a ripple-current rating equal to or greater than the inductor ripple current. In general, the inductor ripple value is at the discretion of the designer, however, the following guidelines can be used.

For designs using low-ESR output capacitors such as ceramics, a value as high as $K_{\text{IND}} = 0.3$ is desirable. When using higher ESR output capacitors, $K_{\text{IND}} = 0.2$ yields better results. Because the inductor ripple current is part of the current-mode PWM-control system, the inductor ripple current must always be greater than 150 mA for stable PWM operation. In a wide input voltage regulator, the best choice is a relatively large inductor ripple current which provides sufficient ripple current with the input voltage at the minimum.

For this design example, $K_{\text{IND}} = 0.3$ and the minimum inductor value is calculated to be 4.8 μH . The nearest standard value is 5.6 μH . Not exceeding the RMS current and saturation current ratings of the inductor is important. The RMS and peak inductor current are determined by [Equation 30](#) and [Equation 31](#). For this design, the RMS inductor current is 3.5 A and the peak inductor current is 3.95 A. The chosen inductor is a WE 7443552560, which has a saturation current rating of 7.5 A and an RMS current rating of 6.7 A.

As the equation set demonstrates, lower ripple currents reduce the output voltage ripple of the regulator but require a larger value of inductance. Selecting higher ripple currents increases the output-voltage ripple of the regulator but allow for a lower inductance value.

The current flowing through the inductor is the inductor ripple current plus the output current. During power up, faults, or transient load conditions, the inductor current can increase above the peak inductor current level calculated above. In transient conditions, the inductor current increases up to the switch current limit of the device. For this reason, the most conservative design approach is to choose an inductor with a saturation current rating equal to or greater than the switch current limit of the TPS54340B-Q1, which is nominally 5.5 A.

$$L_{O(\text{min})} = \frac{V_{\text{IN(max)}} - V_{\text{OUT}}}{I_{\text{OUT}} \times K_{\text{IND}}} \times \frac{V_{\text{OUT}}}{V_{\text{IN(max)}} \times f_{\text{SW}}} = \frac{42 \text{ V} - 3.3 \text{ V}}{3.5 \text{ A} \times 0.3} \times \frac{3.3 \text{ V}}{42 \text{ V} \times 600 \text{ kHz}} = 4.8 \mu\text{H} \quad (28)$$

$$I_{\text{RIPPLE}} = \frac{V_{\text{OUT}} \times (V_{\text{IN(max)}} - V_{\text{OUT}})}{V_{\text{IN(max)}} \times L_O \times f_{\text{SW}}} = \frac{3.3 \text{ V} \times (42 \text{ V} - 3.3 \text{ V})}{42 \text{ V} \times 5.6 \mu\text{H} \times 600 \text{ kHz}} = 0.905 \text{ A} \quad (29)$$

$$I_{L(\text{rms})} = \sqrt{(I_{\text{OUT}})^2 + \frac{1}{12} \times \left(\frac{V_{\text{OUT}} \times (V_{\text{IN(max)}} - V_{\text{OUT}})}{V_{\text{IN(max)}} \times L_O \times f_{\text{SW}}} \right)^2} = \sqrt{(3.5 \text{ A})^2 + \frac{1}{12} \times \left(\frac{3.3 \text{ V} \times (42 \text{ V} - 3.3 \text{ V})}{42 \text{ V} \times 5.6 \mu\text{H} \times 600 \text{ kHz}} \right)^2} = 3.5 \text{ A} \quad (30)$$

$$I_{L(\text{peak})} = I_{\text{OUT}} + \frac{I_{\text{RIPPLE}}}{2} = 3.5 \text{ A} + \frac{0.905 \text{ A}}{2} = 3.95 \text{ A} \quad (31)$$

8.2.1.2.4 Output Capacitor

There are three primary considerations for selecting the value of the output capacitor. The output capacitor determines the modulator pole, the output voltage ripple, and how the regulator responds to a large change in load current. The output capacitance must be selected based on the most stringent of these three criteria.

The desired response to a large change in the load current is the first criteria. The output capacitor must supply the increased load current until the regulator responds to the load step. The regulator does not respond immediately to a large, fast increase in the load current such as transitioning from no load to a full load. The regulator generally requires two or more clock cycles for the control loop to sense the change in output voltage and adjust the peak switch current in response to the higher load. The output capacitance must be large enough to supply the difference in current for two clock cycles to maintain the output voltage within the specified range.

Equation 32 shows the minimum output capacitance necessary, where ΔI_{OUT} is the change in output current, f_{SW} is the regulators switching frequency and ΔV_{OUT} is the allowable change in the output voltage. For this example, the transient load response is specified as a 4% change in V_{OUT} for a load step from 0.875 A to 2.625 A. Therefore, ΔI_{OUT} is 2.625 A – 0.875 A = 1.75 A and ΔV_{OUT} = 0.04 × 3.3 = 0.13 V. Using these numbers gives a minimum capacitance of 44.9 μ F. This value does not take the ESR of the output capacitor into account in the output voltage change. For ceramic capacitors, the ESR is usually small enough to be ignored. Aluminum-electrolytic and tantalum capacitors have higher ESR that must be included in load step calculations.

The output capacitor must also be sized to absorb energy stored in the inductor when transitioning from a high-to-low load current. The catch diode of the regulator does not sink current so energy stored in the inductor produces an output-voltage overshoot when the load current rapidly decreases. A typical load-step response is shown in Figure 34. The excess energy absorbed in the output capacitor increases the voltage on the capacitor. The capacitor must be sized to maintain the desired output voltage during these transient periods. Equation 33 calculates the minimum capacitance required to keep the output voltage overshoot to a desired value, where L_O is the value of the inductor, I_{OH} is the output current under heavy load, I_{OL} is the output under light load, V_f is the peak output voltage, and V_i is the initial voltage. For this example, the worst-case load step is from 2.625 A to 0.875 A. The output voltage increases during this load transition, and the stated maximum in our specification is 4% of the output voltage, which makes V_f = 1.04 × 3.3 = 3.432 V. V_i is the initial capacitor voltage, which is the nominal output voltage of 3.3 V. Using these numbers in Equation 33 yields a minimum capacitance of 38.6 μ F.

Equation 34 calculates the minimum output capacitance needed to meet the output voltage ripple specification, where f_{SW} is the switching frequency, $V_{ORIPPLE}$ is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current. Equation 34 yields 11.4 μ F.

Equation 35 calculates the maximum ESR an output capacitor can have to meet the output voltage ripple specification. Equation 35 indicates the ESR must be less than 18 m Ω .

The most stringent criteria for the output capacitor is 44.9 μ F required to maintain the output voltage within regulation tolerance during a load transient.

Capacitance deratings for aging, temperature, and DC bias increases this minimum value. For this example, 100- μ F ceramic capacitors with 5 m Ω of ESR is used. The derated capacitance is 70 μ F, which is well above the minimum required capacitance of 44.9 μ F.

Capacitors are generally rated for a maximum ripple current that can be filtered without degrading capacitor reliability. Some capacitor data sheets specify the Root Mean Square (RMS) value of the maximum ripple current. Equation 36 calculates the RMS ripple current that the output capacitor must support. For this example, Equation 36 yields 261 mA.

$$C_{OUT} > \frac{2 \times \Delta I_{OUT}}{f_{SW} \times \Delta V_{OUT}} = \frac{2 \times 1.75 \text{ A}}{600 \text{ kHz} \times 0.13 \text{ V}} = 44.9 \mu\text{F} \quad (32)$$

$$C_{OUT} > L_O \times \frac{(I_{OH})^2 - (I_{OL})^2}{(V_f)^2 - (V_i)^2} = 5.6 \mu\text{H} \times \frac{(2.625 \text{ A}^2 - 0.875 \text{ A}^2)}{(3.432 \text{ V}^2 - 3.3 \text{ V}^2)} = 38.6 \mu\text{F} \quad (33)$$

$$C_{OUT} > \frac{1}{8 \times f_{SW}} \times \frac{1}{\left(\frac{V_{ORIPPLE}}{I_{RIPPLE}} \right)} = \frac{1}{8 \times 600 \text{ kHz}} \times \frac{1}{\left(\frac{16.5 \text{ mV}}{0.905 \text{ A}} \right)} = 11.4 \mu\text{F} \quad (34)$$

$$R_{ESR} < \frac{V_{ORIPPLE}}{I_{RIPPLE}} = \frac{16.5 \text{ mV}}{0.905 \text{ A}} = 18 \text{ m}\Omega \quad (35)$$

$$I_{COUT(rms)} = \frac{V_{OUT} \times (V_{IN(max)} - V_{OUT})}{\sqrt{12} \times V_{IN(max)} \times L_O \times f_{SW}} = \frac{3.3 \text{ V} \times (42 \text{ V} - 3.3 \text{ V})}{\sqrt{12} \times 42 \text{ V} \times 5.6 \text{ }\mu\text{H} \times 600 \text{ kHz}} = 261 \text{ mA} \quad (36)$$

8.2.1.2.5 Catch Diode

The TPS54340B-Q1 device requires an external catch diode between the SW pin and GND. The selected diode must have a reverse voltage rating equal to or greater than $V_{IN(max)}$. The peak current rating of the diode must be greater than the maximum inductor current. Schottky diodes are typically a good choice for the catch diode due to their low forward voltage. The lower the forward voltage of the diode, the higher the efficiency of the regulator.

Typically, diodes with higher voltage and current ratings have higher forward voltages. A diode with a minimum of 42-V reverse voltage is preferred to allow input voltage transients up to the rated voltage of the TPS54340B-Q1 device.

For the example design, the B560C-13-F Schottky diode is selected for its lower forward voltage and good thermal characteristics compared to smaller devices. The typical forward voltage of the B560C-13-F is 0.70 V at 5 A.

The diode must also be selected with an appropriate power rating. The diode conducts the output current during the off-time of the internal power switch. The off-time of the internal switch is a function of the maximum input voltage, the output voltage, and the switching frequency. The output current during the off-time is multiplied by the forward voltage of the diode to calculate the instantaneous conduction losses of the diode. At higher switching frequencies, the AC losses of the diode must be taken into account. The AC losses of the diode are due to the charging and discharging of the junction capacitance and reverse recovery charge. Equation 37 is used to calculate the total power dissipation, including conduction losses and AC losses of the diode.

The B560C-13-F diode has a junction capacitance of 300 pF. Using Equation 37, the total loss in the diode is 2.42 W.

If the power supply spends a significant amount of time at light load currents or in sleep mode, consider using a diode which has a low leakage current and slightly higher forward voltage drop.

$$P_D = \frac{(V_{IN(max)} - V_{OUT}) \times I_{OUT} \times V_{fd}}{V_{IN(max)}} + \frac{C_j \times f_{SW} \times (V_{IN} + V_{fd})^2}{2} = \frac{(42 \text{ V} - 3.3 \text{ V}) \times 3.5 \text{ A} \times 0.7 \text{ V}}{42 \text{ V}} + \frac{300 \text{ pF} \times 600 \text{ kHz} \times (42 \text{ V} + 0.7 \text{ V})^2}{2} = 2.42 \text{ W} \quad (37)$$

8.2.1.2.6 Input Capacitor

The TPS54340B-Q1 device requires a high-quality ceramic-type X5R or X7R input-decoupling capacitor with at least 3 μF of effective capacitance. Some applications benefit from additional bulk capacitance. The effective capacitance includes any loss of capacitance due to DC-bias effects. The voltage rating of the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple-current rating greater than the maximum input current ripple of the TPS54340B-Q1 device. Equation 38 calculates the input ripple current.

The value of a ceramic capacitor varies significantly with temperature and the DC bias applied to the capacitor. Selecting a dielectric material that is more stable overtemperature minimizes capacitance variations due to temperature. X5R and X7R ceramic dielectrics are generally selected for switching regulator capacitors, because they have a high capacitance-to-volume ratio and are fairly stable over temperature. The input capacitor must also be selected with consideration for the DC bias. The effective value of a capacitor decreases as the DC bias across a capacitor increases.

For this example design, a ceramic capacitor with at least a 42-V voltage rating is required to support the maximum input voltage. Common-standard ceramic-capacitor voltage ratings include 4 V, 6.3 V, 10 V, 16 V, 25 V, 50 V, or 100 V. For this example, two 2.2- μF , 100-V capacitors in parallel are used. Table 2 shows several choices of high voltage capacitors.

The input capacitance value determines the input ripple voltage of the regulator. Equation 39 calculates the input voltage ripple. Using the design example values, $I_{OUT} = 3.5\text{ A}$, $C_{IN} = 4.4\text{ }\mu\text{F}$, $f_{SW} = 600\text{ kHz}$, yields an input voltage ripple of 331 mV and a RMS input ripple current of 1.74 A.

$$I_{CI(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}} = 3.5\text{ A} \times \sqrt{\frac{3.3\text{ V}}{6\text{ V}} \times \frac{(6\text{ V} - 3.3\text{ V})}{6\text{ V}}} = 1.74\text{ A} \quad (38)$$

$$\Delta V_{IN} = \frac{I_{OUT} \times 0.25}{C_{IN} \times f_{SW}} = \frac{3.5\text{ A} \times 0.25}{4.4\text{ }\mu\text{F} \times 600\text{ kHz}} = 331\text{ mV} \quad (39)$$

Table 2. Capacitor Types

VENDOR	VALUE (μF)	EIA SIZE	VOLTAGE (V)	DIELECTRIC	COMMENTS
Murata	1 to 2.2	1210	100	X7R	GRM32 series
	1 to 4.7		50		
	1	1206	100		GRM31 series
	1 to 2.2		50		
Vishay	1 to 1.8	2220	50		VJ X7R series
	1 to 1.2		100		
	1 to 3.9	2225	50		
	1 to 1.8		100		
TDK	1 to 2.2	1812	100		C series C4532
	1.5 to 6.8		50		
	1 to 2.2	1210	100		C series C3225
	1 to 3.3		50		
AVX	1 to 4.7	1210	50		X7R dielectric series
	1		100		
	1 to 4.7	1812	50		
	1 to 2.2		100		

8.2.1.2.7 Bootstrap-Capacitor Selection

A 0.1- μF ceramic capacitor must be connected between the BOOT and SW pins for proper operation. TI recommends a ceramic capacitor with X5R or better grade dielectric. The capacitor should have a 10-V or higher voltage rating.

8.2.1.2.8 Undervoltage Lockout Set Point

The Undervoltage Lockout (UVLO) is adjusted using an external voltage divider on the EN pin of the TPS54340B-Q1 device. The UVLO has two thresholds, one for power up when the input voltage is rising, and one for power-down or brown-outs when the input voltage is falling. For the example design, the supply turns on and starts switching once the input voltage increases above 5.75 V (UVLO start). After the regulator starts switching, it should continue to do so until the input voltage falls below 4.5 V (UVLO stop).

Programmable UVLO-threshold voltages are set using the resistor divider of R_{UVLO1} and R_{UVLO2} between VIN and ground connected to the EN pin. Equation 4 and Equation 5 calculate the necessary resistance values. For the example application, a 365 k Ω between VIN and EN (R_{UVLO1}) and a 86.6 k Ω between EN and ground (R_{UVLO2}) are required to produce the 8-V and 6.25-V start and stop voltages.

$$R_{UVLO1} = \frac{V_{START} - V_{STOP}}{I_{HYS}} = \frac{5.75\text{ V} - 4.5\text{ V}}{3.4\text{ }\mu\text{A}} = 368\text{ k}\Omega \quad (40)$$

$$R_{UVLO2} = \frac{V_{ENA}}{\frac{V_{START} - V_{ENA}}{R_{UVLO1}} + I_1} = \frac{1.2\text{ V}}{\frac{5.75\text{ V} - 1.2\text{ V}}{365\text{ k}\Omega} + 1.2\text{ }\mu\text{A}} = 87.8\text{ k}\Omega \quad (41)$$

8.2.1.2.9 Output Voltage and Feedback Resistors Selection

The voltage divider of R5 and R6 sets the output voltage. For the example design, 10.2 kΩ was selected for R6. Using Equation 3, R5 is calculated as 31.9 kΩ. The nearest standard 1% resistor is 31.6 kΩ. Because of the input current of the FB pin, the current flowing through the feedback network must be greater than 1 μA to maintain the output voltage accuracy. This requirement is satisfied if the value of R6 is less than 800 kΩ. Choosing higher resistor values decreases quiescent current and improves efficiency at low-output currents but can also introduce noise immunity problems.

$$R_{HS} = R_{LS} \times \frac{V_{OUT} - 0.8 \text{ V}}{0.8 \text{ V}} = 10.2 \text{ k}\Omega \times \left(\frac{3.3 \text{ V} - 0.8 \text{ V}}{0.8 \text{ V}} \right) = 31.9 \text{ k}\Omega \quad (42)$$

8.2.1.2.10 Minimum V_{IN}

To ensure proper operation of the device and to keep the output voltage in regulation, the input voltage at the device must be above the value calculated with Equation 43. Using the typical values for the R_{DS(on)}, R_{DC}, and V_F in this application example, the minimum input voltage is 3.83 V. The BOOT-SW = 3 V curve in Figure 1 was used for R_{DS(on)} = 0.12 Ω because the device will be operating with low drop out. When operating with low dropout, the BOOT-SW voltage is regulated at a lower voltage because the BOOT-SW capacitor is not refreshed every switching cycle. In the final application, the values of R_{DS(on)}, R_{DC}, and V_F used in this equation must include tolerance of the component specifications and the variation of these specifications at their maximum operating temperature in the application.

In this application example the calculated minimum input voltage is near the input voltage UVLO for the TPS54340B-Q1 so the device may turn off before going into drop out.

$$V_{IN}(\min) = \frac{V_{OUT} + V_F + R_{dc} \times I_{OUT}}{0.99} + R_{DS(on)} \times I_{OUT} - V_F$$

$$V_{IN}(\min) = \frac{3.3\text{V} + 0.5\text{V} + 0.0206\Omega \times 3.5\text{A}}{0.99} + 0.12\Omega \times 3.5\text{A} - 0.5\text{V} = 3.83\text{V} \quad (43)$$

8.2.1.2.11 Compensation

There are several methods to design compensation for DC-DC regulators. The method presented here is easy to calculate and ignores the effects of the slope compensation that is internal to the device. Because the slope compensation is ignored, the actual crossover frequency is lower than the crossover frequency used in the calculations. This method assumes the crossover frequency is between the modulator pole and the ESR zero and the ESR zero is at least 10-times greater the modulator pole.

To get started, the modulator pole, $f_{p(mod)}$, and the ESR zero, f_{z1} , must be calculated using Equation 44 and Equation 45. For C_{OUT}, use a derated value of 70 μF. Use equations Equation 46 and Equation 47 to estimate a starting point for the crossover frequency, f_{co} . For the example design, $f_{p(mod)}$ is 2411 Hz and $f_{z(mod)}$ is 455 kHz. Equation 45 is the geometric mean of the modulator pole and the ESR zero and Equation 47 is the mean of modulator pole and the switching frequency. Equation 46 yields 33.1 kHz and Equation 47 gives 26.9 kHz. Use the lower value of Equation 46 or Equation 47 for an initial crossover frequency. For this example, the target f_{co} is 26.9 kHz.

Next, the compensation components are calculated. A resistor in series with a capacitor is used to create a compensating zero. A capacitor in parallel to these two components forms the compensating pole.

$$f_{P(mod)} = \frac{I_{OUT(max)}}{2 \times \pi \times V_{OUT} \times C_{OUT}} = \frac{3.5 \text{ A}}{2 \times \pi \times 3.3 \text{ V} \times 70 \text{ }\mu\text{F}} = 2411 \text{ Hz} \quad (44)$$

$$f_{Z(mod)} = \frac{1}{2 \times \pi \times R_{ESR} \times C_{OUT}} = \frac{1}{2 \times \pi \times 5 \text{ m}\Omega \times 70 \text{ }\mu\text{F}} = 455 \text{ kHz} \quad (45)$$

$$f_{co} = \sqrt{f_{p(mod)} \times f_{z(mod)}} = \sqrt{2411 \text{ Hz} \times 455 \text{ kHz}} = 33.1 \text{ kHz} \quad (46)$$

$$f_{co} = \sqrt{f_{p(mod)} \times \frac{f_{SW}}{2}} = \sqrt{2411 \text{ Hz} \times \frac{600 \text{ kHz}}{2}} = 26.9 \text{ kHz} \quad (47)$$

To determine the compensation resistor, R4, use Equation 48. Assume the power-stage transconductance, g_{mps} , is 12 A/V. The output voltage, V_O , reference voltage, V_{REF} , and amplifier transconductance, g_{mea} , are 5 V, 0.8 V, and 350 μ A/V, respectively. R4 is calculated as 11.6 k Ω , and a standard value of 11.5 k Ω is selected. Use Equation 49 to set the compensation zero to the modulator pole frequency. Equation 49 yields 5740 pF for compensating capacitor C5. 5600 pF is used for this design.

$$R4 = \left(\frac{2 \times \pi \times f_{co} \times C_{OUT}}{g_{mps}} \right) \times \left(\frac{V_{OUT}}{V_{REF} \times g_{mea}} \right) = \left(\frac{2 \times \pi \times 26.9 \text{ kHz} \times 70 \text{ } \mu\text{F}}{12 \text{ A/V}} \right) \times \left(\frac{3.3 \text{ V}}{0.8 \text{ V} \times 350 \text{ } \mu\text{A/V}} \right) = 11.6 \text{ k}\Omega \quad (48)$$

$$C5 = \frac{1}{2 \times \pi \times R4 \times f_{p(mod)}} = \frac{1}{2 \times \pi \times 11.5 \text{ k}\Omega \times 2411 \text{ Hz}} = 5740 \text{ pF} \quad (49)$$

A compensation pole is implemented if desired by adding capacitor C8 in parallel with the series combination of R4 and C5. Use the larger value calculated from Equation 50 and Equation 51 for C8 to set the compensation pole. The selected value of C8 is 47 pF for this design example.

$$C8 = \frac{C_{OUT} \times R_{ESR}}{R4} = \frac{70 \text{ } \mu\text{F} \times 5 \text{ m}\Omega}{11.5 \text{ k}\Omega} = 30.4 \text{ pF} \quad (50)$$

$$C8 = \frac{1}{R4 \times f_{sw} \times \pi} = \frac{1}{11.5 \text{ k}\Omega \times 600 \text{ kHz} \times \pi} = 46.1 \text{ pF} \quad (51)$$

8.2.1.2.12 Power Dissipation Estimate

The following formulas estimate the power dissipation of the TPS54340B-Q1 device under continuous-conduction mode (CCM) operation. These equations should not be used if the device is operating in discontinuous-conduction mode (DCM).

The power dissipation of the IC includes conduction loss (P_{COND}), switching loss (P_{SW}), gate drive loss (P_{GD}) and supply current (P_Q). For example calculations of the design example with the 12-V typical input voltage, see Equation 52 through Equation 55.

$$P_{COND} = (I_{OUT})^2 \times R_{DS(on)} \times \left(\frac{V_{OUT}}{V_{IN}} \right) = 3.5 \text{ A}^2 \times 92 \text{ m}\Omega \times \frac{3.3 \text{ V}}{12 \text{ V}} = 0.31 \text{ W} \quad (52)$$

$$P_{SW} = V_{IN} \times f_{SW} \times I_{OUT} \times t_{rise} = 12 \text{ V} \times 600 \text{ kHz} \times 3.5 \text{ A} \times 4.9 \text{ ns} = 0.123 \text{ W} \quad (53)$$

$$P_{GD} = V_{IN} \times Q_G \times f_{SW} = 12 \text{ V} \times 3 \text{ nC} \times 600 \text{ kHz} = 0.022 \text{ W} \quad (54)$$

$$P_Q = V_{IN} \times I_Q = 12 \text{ V} \times 146 \text{ } \mu\text{A} = 0.0018 \text{ W}$$

where

- I_{OUT} is the output current (A)
 - $R_{DS(on)}$ is the on-resistance of the high-side MOSFET (Ω)
 - V_{OUT} is the output voltage (V)
 - V_{IN} is the input voltage (V)
 - f_{SW} is the switching frequency (Hz)
 - t_{rise} is the SW pin voltage rise time and can be estimated by $t_{rise} = V_{IN} \times 0.16 \text{ ns/V} + 3 \text{ ns}$
 - Q_G is the total gate charge of the internal MOSFET
 - I_Q is the operating nonswitching supply current
- (55)

Therefore,

$$P_{TOT} = P_{COND} + P_{SW} + P_{GD} + P_Q = 0.31 \text{ W} + 0.123 \text{ W} + 0.022 \text{ W} + 0.0018 \text{ W} = 0.457 \text{ W} \quad (56)$$

For given T_A ,

$$T_J = T_A + R_{TH} \times P_{TOT} \quad (57)$$

For given $T_{J(max)} = 150^{\circ}\text{C}$

$$T_{A(max)} = T_{J(max)} - R_{TH} \times P_{TOT}$$

where

- P_{tot} is the total device power dissipation (W)
- T_A is the ambient temperature ($^{\circ}\text{C}$)
- T_J is the junction temperature ($^{\circ}\text{C}$)
- R_{TH} is the thermal resistance of the package ($^{\circ}\text{C/W}$)
- $T_{J(max)}$ is maximum junction temperature ($^{\circ}\text{C}$)
- $T_{A(max)}$ is maximum ambient temperature ($^{\circ}\text{C}$)

(58)

Additional power losses occur in the regulator circuit due to the inductor AC and DC losses, the catch diode, and PCB trace resistance impacting the overall efficiency of the regulator.

8.2.1.2.13 Discontinuous Conduction Mode and Eco-mode™ Boundary

With an input voltage of 12 V, the power supply enters discontinuous-conduction mode when the output current is less than 342 mA. The power supply enters Eco-mode when the output current is lower than 31.4 mA. The input current draw is 237 μA with no load.

8.2.1.3 Application Curves




Figure 34. Load Transient




Figure 35. Line Transient (8 V to 40 V)




Figure 36. Start-up With VIN




Figure 37. Start-up With EN




Figure 38. Output Ripple CCM




Figure 39. Output Ripple DCM




Figure 40. Output Ripple PSM




Figure 41. Input Ripple CCM




Figure 42. Input Ripple DCM




Figure 43. Low Dropout Operation




Figure 44. Efficiency vs Load Current




Figure 45. Light-Load Efficiency




Figure 46. Efficiency vs Load Current




Figure 47. Light-Load Efficiency




Figure 48. Overall Loop-Frequency Response






Figure 49. Regulation vs Load Current


Figure 50. Regulation vs Input Voltage

8.2.2 Inverting Power Supply

The TPS54340B-Q1 device can be used to convert a positive input voltage to a negative output voltage. Example applications are amplifiers requiring a negative power supply. For a more detailed example, see [SLVA317](#).




Copyright © 2016, Texas Instruments Incorporated

Figure 51. TPS54340B-Q1 Inverting Power Supply from Application Note ([SLVA317](#))

8.2.3 Split-Rail Power Supply

The TPS54340B-Q1 device can be used to convert a positive input voltage to a split-rail positive and negative output voltage by using a coupled inductor. Example applications are amplifiers requiring a split-rail positive and negative voltage power supply. For a more detailed example, see [SLVA369](#).



Copyright © 2016, Texas Instruments Incorporated

Figure 52. TPS54340B-Q1 Split-Rail Power Supply Based on Application Note ([SLVA369](#))

9 Power Supply Recommendations

The device is designed to operate from an input voltage supply range from 4.5 V to 42V. This input supply must remain within this range. If the input supply is located more than a few inches from the TPS54340B-Q1 converter, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic capacitor with a value of 100 μ F is a typical choice.

10 Layout

10.1 Layout Guidelines

Layout is a critical portion of good power supply design. There are several signal paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade performance. See [Figure 53](#) for a PCB layout example.

- To reduce parasitic effects, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric.
- Take care to minimize the loop area formed by the bypass capacitor connections, the VIN pin, and the anode of the catch diode. The SW pin should be routed to the cathode of the catch diode and to the output inductor. Because the SW connection is the switching node, the catch diode and output inductor should be located close to the SW pin, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The GND pin should be tied directly to the power pad under the IC and the PowerPAD™. The PowerPAD should be connected to internal PCB ground planes using multiple vias directly under the IC.
- For operation at full rated load, the top side ground area must provide adequate heat dissipating area.
- The RT/CLK pin is sensitive to noise so the RT resistor should be located as close as possible to the IC and routed with minimal lengths of trace.
- The additional external components can be placed approximately as shown.
- It may be possible to obtain acceptable performance with alternate PCB layouts; however, this layout has been shown to produce good results, and is meant as a guideline.

10.2 Layout Example




Figure 53. PCB Layout Example

10.3 Estimated Circuit Area

Boxing in the components in the design of [Figure 33](#), the estimated PCB area is 1.025 in² (661 mm²). This area does not include test points or connectors. If the area must be reduced, then this can be done by using a two sided assembly, and replacing the 0603 sized passives with a smaller-sized equivalent.

11 器件和文档支持

11.1 器件支持

11.1.1 使用 WEBENCH® 工具定制设计方案

请单击[此处](#)，使用 TPS54340B-Q1 器件并借助 WEBENCH® 电源设计器创建定制设计方案。

1. 在开始阶段键入输出电压 (V_{IN})、输出电压 (V_{OUT}) 和输出电流 (I_{OUT}) 要求。
2. 使用优化器拨盘优化关键设计参数，如效率、封装和成本。
3. 将生成的设计与德州仪器 (TI) 的其他解决方案进行比较。

WEBENCH Power Designer 提供一份定制原理图以及罗列实时价格和组件可用性的物料清单。

在多数情况下，可执行以下操作：

- 运行电气仿真，观察重要波形以及电路性能
- 运行热性能仿真，了解电路板热性能
- 将定制原理图和布局方案导出至常用 CAD 格式
- 打印设计方案的 PDF 报告并与同事共享

有关 WEBENCH 工具的详细信息，请访问 www.ti.com/WEBENCH。

11.1.2 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 文档支持

11.2.1 相关文档

相关文档如下：

- 《利用 TPS54260 创建 GSM 电源》，[SLVA412](#)。
- 《利用 TPS54240 和 TPS2511 创建供 USB 设备使用的通用车载充电器》，[SLVA464](#)。
- 《利用降压稳压器创建反向电源》，[SLVA317](#)。
- 《使用宽输入电压降压稳压器创建分裂轨电源》，[SLVA369](#)。

11.3 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 商标

Eco-mode, PowerPAD, E2E are trademarks of Texas Instruments.

WEBENCH is a registered trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS54340BQDDAQ1	ACTIVE	SO PowerPAD	DDA	8	75	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	5434BQ	Samples
TPS54340BQDDARQ1	ACTIVE	SO PowerPAD	DDA	8	2500	RoHS & Green	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	5434BQ	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - This drawing is subject to change without notice.
 - Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions


4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.

重要声明和免责声明

TI 均以“原样”提供技术性 & 可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证其中不含任何瑕疵，且不做任何明示或暗示的担保，包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用 TI 产品进行设计使用。您将对以下行为独自承担全部责任：(1) 针对您的应用选择合适的 TI 产品；(2) 设计、验证并测试您的应用；(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更，恕不另行通知。TI 对您使用所述资源的授权仅限于开发资源所涉及 TI 产品的相关应用。除此之外不得复制或展示所述资源，也不提供其它 TI 或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等，TI 对此概不负责，并且您须赔偿由此对 TI 及其代表造成的损害。

TI 所提供产品均受 TI 的销售条款 (<http://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 以及 [ti.com.cn](http://www.ti.com.cn) 上或随附 TI 产品提供的其他可适用条款的约束。TI 提供所述资源并不扩展或以其他方式更改 TI 针对 TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2020 德州仪器半导体技术（上海）有限公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Switching Voltage Regulators](#) category:

Click to view products by [Texas Instruments](#) manufacturer:

Other Similar products are found below :

[LV5695P-E](#) [FAN53610AUC33X](#) [EN6310QA](#) [NCP81108MNTXG](#) [NCP81109BMNTXG](#) [R3](#) [AST1S31PUR](#) [NCP81203PMNTXG](#)
[NCP81208MNTXG](#) [NCP81109GMNTXG](#) [NCP3235MNTXG](#) [NCP81109JMNTXG](#) [RT8290ZSP](#) [NTE7223](#) [NTE7222](#) [NTE7224](#) [L6986FTR](#)
[MPQ4481GU-AEC1-P](#) [MPQ2171GJ-P](#) [NJW4153U2-A-TE2](#) [MP28160GC-Z](#) [MPM3509GQVE-AEC1-P](#) [XDPE132G5CG000XUMA1](#)
[LM60440AQRPKRQ1](#) [LT8653SEV#PBF](#) [MP5461GC-P](#) [NCV896530MWATXG](#) [MPQ4409GQBE-AEC1-P](#) [S-19903DA-A8T1U7](#) [S-](#)
[19903CA-A6T8U7](#) [S-19903CA-S8T1U7](#) [S-19902BA-A6T8U7](#) [S-19902CA-A6T8U7](#) [S-19932BA-A6T8U7](#) [S-19932BA-A8T1U7](#) [S-](#)
[19902AA-A6T8U7](#) [S-19903AA-A6T8U7](#) [S-19902AA-S8T1U7](#) [S-19902BA-A8T1U7](#) [LMR23615QDRRRQ1](#) [LMR54406DBVR](#)
[XC9110C301MR-G](#) [XC9141A50CMR-G](#) [XCL206F083CR-G](#) [XCL210A111GR-G](#) [LTM4663EV#PBF](#) [L3751PUR](#) [FAN251015MNTXG](#)
[FAN251030MNTXG](#) [FAN251040MNTXG](#)