

TPS22961 3.5V, 6A, 超低电阻负载开关


1 特性

- 集成单通道负载开关
- VBIAS 电压范围：3V 至 5.5V
- 输入电压范围：0.8V 至 3.5V
- 超低 R_{ON} 电阻
 - $V_{IN} = 1.05V$ ($V_{BIAS} = 5V$) 时, $R_{ON} = 4.4m\Omega$
- 6A 最大持续开关电流
- 低静态电流小于 $1\mu A$ (最大值)
- 低控制输入阈值支持使用 1.2V/1.8V/2.5V/3.3V 逻辑器件
- 受控转换率
 - $V_{IN} = 1.05V$ 时 ($V_{BIAS} = 5V$), $t_R = 4.2\mu s$
- 快速输出放电 (QOD)
- 带有散热垫的小外形尺寸无引线 (SON) 8 端子封装
- 静电放电 (ESD) 性能经测试符合 JESD 22 规范
 - 2kV 人体放电模式 (HBM) 和 1kV 器件充电模型 (CDM)

2 应用范围

- Ultrabook™/笔记本电脑
- 台式机
- 服务器
- 机顶盒
- 电信系统
- 平板电脑

4 简化电路原理图



典型应用：驱动用于处理器的高电流内核电源轨

3 说明

TPS22961 是一款小型, 超低 R_{ON} , 单通道负载开关, 此开关具有受控开启功能。此器件包含一个可在 0.8V 至 3.5V 输入电压范围内运行的 N 通道金属氧化物半导体场效应晶体管 (MOSFET), 并且支持最大 6A 的持续电流。

器件的超低 R_{ON} 和高电流处理能力的组合使得此器件非常适合于驱动具有非常严格压降耐受的处理器的电源轨。器件的快速上升时间使得电源轨可以在器件被启用时迅速接通, 从而减少配电响应时间。此开关可由 ON 端子单独控制, 此端子能够与微控制器或低压离散逻辑电路生成的低压控制信号直接对接。通过集成一个 260Ω 下拉电阻器, 在开关关闭时实现快速输出放电 (QOD), 此器件进一步减少总体解决方案尺寸。


TPS22961 采用小型, 节省空间的 $3mm \times 3mm$ 8 端子小外形尺寸无引线 (SON) 封装 (DNY), 此类封装具有可实现高功率耗散的集成散热垫。器件在自然通风环境下的额定运行温度范围为 $-40^\circ C$ 至 $85^\circ C$ 。

器件信息(1)

器件型号	封装	封装尺寸
TPS22961	WSON (8)	3.00mm x 3.00mm

(1) 如需了解所有可用封装, 请见数据表末尾的可订购产品附录。

R_{ON} 与 V_{IN} 之间的关系 ($V_{BIAS} = 5V$, $I_{OUT} = -200mA$)



目录


1	特性	1	8.1	Overview	12
2	应用范围	1	8.2	Functional Block Diagram	12
3	说明	1	8.3	Feature Description	13
4	简化电路原理图	1	9	Applications and Implementation	14
5	修订历史记录	2	9.1	Application Information	14
6	Terminal Configuration and Functions	3	9.2	Typical Application	14
7	Specifications	3	10	Power Supply Recommendations	18
	7.1 Absolute Maximum Ratings	3	11	Layout	19
	7.2 Handling Ratings	4	11.1	Layout Guidelines	19
	7.3 Recommended Operating Conditions	4	11.2	Layout Example	19
	7.4 Thermal Information	4	12	器件和文档支持	20
	7.5 Electrical Characteristics, $V_{BIAS} = 5.0\text{ V}$	5	12.1	商标	20
	7.6 Electrical Characteristics, $V_{BIAS} = 3.0\text{ V}$	5	12.2	静电放电警告	20
	7.7 Switching Characteristics	6	12.3	术语表	20
	7.8 Typical Characteristics	8	13	机械封装和可订购信息	20
8	Detailed Description	12			

5 修订历史记录

Changes from Revision A (February 2014) to Revision B	Page
• Fixed caption error in Filtered Output curve.	18

Changes from Original (February 2014) to Revision A	Page
• 完整版的最初发布版本。	1

6 Terminal Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
VIN	1, 2	I	Switch input. Place ceramic bypass capacitor(s) between this terminal and GND. See Detailed Description section for more information.
VIN	Exposed thermal Pad	I	Switch input. Place ceramic bypass capacitor(s) between this terminal and GND. See Detailed Description section for more information.
VBIAS	3	I	Bias voltage. Power supply to the device.
ON	4	I	Active high switch control input. Do not leave floating.
GND	5	–	Ground.
VOUT	6, 7, 8	O	Switch output. Place ceramic bypass capacitor(s) between this terminal and GND. See Detailed Description section for more information.

7 Specifications

7.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
V_{IN}	Input voltage range	–0.3	4	V
V_{BIAS}	Bias voltage range	–0.3	6	V
V_{OUT}	Output voltage range	–0.3	4	V
V_{ON}	ON pin voltage range	–0.3	6	V
I_{MAX}	Maximum Continuous Switch Current		6	A
I_{PLS}	Maximum Pulsed Switch Current, pulse < 300 μ s, 2% duty cycle		8	A
T_A	Operating free-air temperature range	–40	85	°C
T_J	Maximum junction temperature		125	°C

- (1) Stresses beyond those listed under [Absolute Maximum Ratings](#) may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#). Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

		MIN	MAX	UNIT
T _{STG}	Storage temperature range	-65	150	°C
T _{LEAD}	Maximum lead temperature (10-s soldering time)		300	°C
V _{ESD} ⁽¹⁾	Human-Body Model (HBM) ⁽²⁾		2	kV
	Charged-Device Model (CDM) ⁽³⁾		1	kV

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
- (2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT		
V _{IN}	Input voltage range	0.8	V _{BIAS} – 1.95	V		
V _{BIAS}	Bias voltage range	3	5.5	V		
V _{ON}	ON voltage range	0	5.5	V		
V _{OUT}	Output voltage range		V _{IN}	V		
V _{IH, ON}	High-level voltage, ON	V _{BIAS} = 3 V to 5.5 V		1.2	5.5	V
V _{IL, ON}	Low-level voltage, ON	V _{BIAS} = 3 V to 5.5 V		0	0.5	V
C _{IN}	Input Capacitor	1 ⁽¹⁾			μF	

- (1) Refer to [Detailed Description](#) section.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22961		UNIT
		DNY		
		8 PINS		
θ _{JA}	Junction-to-ambient thermal resistance	44.6		°C/W
θ _{JCtop}	Junction-to-case (top) thermal resistance	44.4		
θ _{JB}	Junction-to-board thermal resistance	17.6		
ψ _{JT}	Junction-to-top characterization parameter	0.4		
ψ _{JB}	Junction-to-board characterization parameter	17.4		
θ _{JCbot}	Junction-to-case (bottom) thermal resistance	1.1		

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics, $V_{BIAS} = 5.0\text{ V}$

Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ (full) and $V_{BIAS} = 5.0\text{ V}$. Typical values are for $T_A = 25^{\circ}\text{C}$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS							
$I_{Q, V_{BIAS}}$	V_{BIAS} quiescent current	$I_{OUT} = 0, V_{IN} = 3\text{ V}, V_{ON} = V_{BIAS} = 5.0\text{ V}$	Full		0.6	1	μA
$I_{SD, V_{BIAS}}$	V_{BIAS} shutdown current	$V_{ON} = 0\text{ V}, V_{OUT} = 0\text{ V}$	Full		0.6	1	μA
$I_{SD, V_{IN}}$	V_{IN} shutdown current	$V_{ON} = 0\text{ V}, V_{OUT} = 0\text{ V}$	Full	$V_{IN} = 3.0\text{ V}$	0.0009	0.1	μA
				$V_{IN} = 2.5\text{ V}$	0.0008	0.1	
				$V_{IN} = 2.0\text{ V}$	0.0007	0.1	
				$V_{IN} = 1.05\text{ V}$	0.0007	0.1	
				$V_{IN} = 0.8\text{ V}$	0.0006	0.1	
I_{ON}	ON terminal input leakage current	$V_{ON} = 5.5\text{ V}$	Full			0.1	μA
RESISTANCE CHARACTERISTICS							
R_{ON}	ON-state resistance	$I_{OUT} = -200\text{ mA}, V_{BIAS} = 5.0\text{ V}$	$V_{IN} = 3.0\text{ V}$	25°C	6.5	8	$\text{m}\Omega$
				Full		8.8	
			$V_{IN} = 2.5\text{ V}$	25°C	5.3	6.3	$\text{m}\Omega$
				Full		7.2	
			$V_{IN} = 2.0\text{ V}$	25°C	4.8	5.8	$\text{m}\Omega$
				Full		6.7	
			$V_{IN} = 1.05\text{ V}$	25°C	4.4	5.3	$\text{m}\Omega$
				Full		6.2	
			$V_{IN} = 0.8\text{ V}$	25°C	4.3	5.3	$\text{m}\Omega$
				Full		6.1	
R_{PD}	Output pulldown resistance	$V_{IN} = 5.0\text{ V}, V_{ON} = 0\text{ V}, V_{OUT} = 1\text{ V}$	Full		260	300	Ω

7.6 Electrical Characteristics, $V_{BIAS} = 3.0\text{ V}$


Unless otherwise noted, the specification in the following table applies over the operating ambient temperature $-40^{\circ}\text{C} \leq T_A \leq 85^{\circ}\text{C}$ (full) and $V_{BIAS} = 3.0\text{ V}$. Typical values are for $T_A = 25^{\circ}\text{C}$ unless otherwise noted.

PARAMETER		TEST CONDITIONS	T_A	MIN	TYP	MAX	UNIT
POWER SUPPLIES AND CURRENTS							
$I_{Q, V_{BIAS}}$	V_{BIAS} quiescent current	$I_{OUT} = 0, V_{IN} = 1\text{ V}, V_{ON} = V_{BIAS} = 3.0\text{ V}$	Full		0.3	1	μA
$I_{SD, V_{BIAS}}$	V_{BIAS} shutdown current	$V_{ON} = 0\text{ V}, V_{OUT} = 0\text{ V}$	Full		0.3	1	μA
$I_{SD, V_{IN}}$	V_{IN} shutdown current	$V_{ON} = 0\text{ V}, V_{OUT} = 0\text{ V}$	Full	$V_{IN} = 1.05\text{ V}$	0.001	0.1	μA
				$V_{IN} = 0.8\text{ V}$	0.0008	0.1	
I_{ON}	ON terminal input leakage current	$V_{ON} = 5.5\text{ V}$	Full			0.1	μA
RESISTANCE CHARACTERISTICS							
R_{ON}	ON-state resistance	$I_{OUT} = -200\text{ mA}, V_{BIAS} = 3.0\text{ V}$	$V_{IN} = 1.05\text{ V}$	25°C	6.7	8.4	$\text{m}\Omega$
				Full		9.2	
			$V_{IN} = 0.8\text{ V}$	25°C	5.8	7.0	$\text{m}\Omega$
				Full		7.9	
R_{PD}	Output pull-down resistance	$V_{IN} = 3\text{ V}, V_{ON} = 0\text{ V}, V_{OUT} = 1\text{ V}$	Full		260	300	Ω


7.7 Switching Characteristics

Refer to the timing test circuit in [Figure 1](#) (unless otherwise noted) for references to external components used for the test condition in the switching characteristics table.

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT	
V_{IN} = 2.5 V, V_{ON} = V_{BIAS} = 5 V, T_A = 25°C (unless otherwise noted)							
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF		10.0		μs	
t _{OFF}	Turn-off time			3.5			
t _R	V _{OUT} rise time			6.3			
t _F	V _{OUT} fall time			2.0			
t _D	Delay time			8.1			
V_{IN} = 1.05 V, V_{ON} = V_{BIAS} = 5 V, T_A = 25°C (unless otherwise noted)							
t _{ON}	Turn-on time	L = 2.2 μH (DCR = 0.33 Ω), C = 2 x 22 μF (Refer to Typical Application Powering Rails Sensitive to Ringing and Overvoltage due to Fast Rise Time and Figure 31)	8.1	11.3	17.3	μs	
t _{OFF}	Turn-off time			13700			
t _R	V _{OUT} rise time			5	9.5		12.5
t _F	V _{OUT} fall time				44200		
t _D	Delay time			6.7	9.3		12.5
V_{IN} = 0.8 V, V_{ON} = V_{BIAS} = 5 V, T_A = 25°C (unless otherwise noted)							
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF		9.7		μs	
t _{OFF}	Turn-off time			6.0			
t _R	V _{OUT} rise time			3.2			
t _F	V _{OUT} fall time			1.8			
t _D	Delay time			8.1			
V_{IN} = 1.05 V, V_{ON} = 5 V, V_{BIAS} = 3.0 V, T_A = 25°C (unless otherwise noted)							
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF		19.1		μs	
t _{OFF}	Turn-off time			4.7			
t _R	V _{OUT} rise time			9.0			
t _F	V _{OUT} fall time			2.0			
t _D	Delay time			15.6			
V_{IN} = 0.8 V, V_{ON} = 5 V, V_{BIAS} = 3.0 V, T_A = 25°C (unless otherwise noted)							
t _{ON}	Turn-on time	R _L = 10 Ω, C _L = 0.1 μF		19.0		μs	
t _{OFF}	Turn-off time			5.4			
t _R	V _{OUT} rise time			7.0			
t _F	V _{OUT} fall time			1.9			
t _D	Delay time			15.7			



Timing Test Circuit









Timing Waveforms


(A) Rise and fall times of the control signal is 100ns.

Figure 1. Switching Characteristics Measurement Setup and Definitions

7.8 Typical Characteristics




Typical Characteristics (continued)




$V_{BIAS} = 5\text{ V}$ $V_{ON} = 5\text{ V}$ $I_{OUT} = -200\text{ mA}$

Figure 8. R_{ON} vs V_{IN}




$T_A = 25^\circ\text{C}$ $V_{ON} = 5\text{ V}$ $I_{OUT} = -200\text{ mA}$

Figure 9. R_{ON} vs V_{IN}




$V_{ON} = 0\text{ V}$ $V_{IN} = 1.05\text{ V}$ $V_{OUT} = 1\text{ V}$

Figure 10. R_{PD} vs V_{BIAS}




$V_{BIAS} = 5\text{ V}$ $V_{ON} = 5\text{ V}$ $I_{OUT} = -6\text{ A}$

Figure 11. R_{ON} vs V_{IN} at 6A load



$V_{IN} = V_{BIAS} - 2\text{ V}$


Figure 12. $V_{IL,ON}$ vs V_{BIAS}



$V_{IN} = V_{BIAS} - 2\text{ V}$


Figure 13. $V_{IH,ON}$ vs V_{BIAS}

Typical Characteristics (continued)




V_{BIAS} = 3 V R_L = 10 Ω C_L = 0.1 μF

Figure 14. t_D vs V_{IN}




V_{BIAS} = 5 V R_L = 10 Ω C_L = 0.1 μF

Figure 15. t_D vs V_{IN}




V_{BIAS} = 3 V R_L = 10 Ω C_L = 0.1 μF

Figure 16. t_F vs V_{IN}




V_{BIAS} = 5 V R_L = 10 Ω C_L = 0.1 μF

Figure 17. t_F vs V_{IN}



V_{BIAS} = 3 V R_L = 10 Ω C_L = 0.1 μF






Figure 18. t_{OFF} vs V_{IN}



V_{BIAS} = 5 V R_L = 10 Ω C_L = 0.1 μF

Figure 19. t_{OFF} vs V_{IN}

Typical Characteristics (continued)




8 Detailed Description

8.1 Overview

The device is a 3.5 V, 6 A load switch in a 8-terminal SON package. To reduce voltage drop for low voltage and high current rails, the device implements an ultra-low resistance N-channel MOSFET which reduces the drop out voltage through the device at very high currents.

The device has a controlled, yet quick, fixed slew rate for applications that require quick turn-on response. During shutdown, the device has very low leakage currents, thereby reducing unnecessary leakages for downstream modules during standby. Integrated control logic, driver, and output discharge FET eliminates the need for any external components, which reduces solution size and BOM count.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 On/off Control

The ON terminal controls the state of the load switch, and asserting the terminal high (active high) enables the switch. The ON terminal is compatible with standard GPIO logic threshold and can be used with any microcontroller or discrete logic with 1.2 V or higher GPIO voltage. This terminal cannot be left floating and must be tied either high or low for proper functionality.

8.3.2 Input Capacitor (C_{IN})

To limit the voltage drop on the input supply caused by transient in-rush currents when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between V_{IN} and GND. A 1 μ F ceramic capacitor, C_{IN} , placed close to the terminals, is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop in high-current application. When switching heavy loads, it is recommended to have an input capacitor 10 times higher than the output capacitor to avoid excessive voltage drop.

8.3.3 Output Capacitor (C_L)

Due to the integrated body diode in the NMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup, however a 10 to 1 ratio for capacitance is not required for proper functionality of the device. A ratio smaller than 10 to 1 (such as 1 to 1) could cause a V_{IN} dip upon turn-on due to inrush currents.

8.3.4 V_{IN} and V_{BIAS} Voltage Range

For optimal R_{ON} performance, make sure $V_{IN} \leq (V_{BIAS} - 1.95\text{ V})$. For example, in order to have $V_{IN} = 3.5\text{ V}$, V_{BIAS} must be 5.5 V. The device will still be functional if $V_{IN} > (V_{BIAS} - 1.95\text{ V})$ but it will exhibit R_{ON} greater than what is listed in the [Electrical Characteristics, \$V_{BIAS} = 5.0\text{ V}\$](#) table. See [Figure 25](#) for an example of a typical device. Notice the increasing R_{ON} as V_{IN} increases. Be sure to never exceed the maximum voltage rating for V_{IN} and V_{BIAS} .




Figure 25. R_{ON} vs V_{IN} ($V_{IN} > V_{BIAS}$)

9 Applications and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

This section will highlight some of the design considerations when implementing this device in various applications. A PSPICE model for this device is also available in the product page of this device on www.ti.com for further aid.

9.2 Typical Application

9.2.1 Typical Application Powering a Downstream Module

This application demonstrates how the TPS22961 can be used to power downstream modules.




Figure 26. Typical Application Schematic for Powering a Downstream Module

9.2.1.1 Design Requirements

For this design example, use the following as the input parameters.

Table 1. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V_{IN}	1.05 V
V_{BIAS}	5.0 V
Load current	6 A

9.2.1.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V_{IN} voltage
- V_{BIAS} voltage
- Load current

9.2.1.2.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the V_{IN} and V_{BIAS} conditions of the device. Refer to the R_{ON} specification of the device in the Electrical Characteristics table of this datasheet. Once the R_{ON} of the device is determined based upon the V_{IN} and V_{BIAS} conditions, use [Equation 1](#) to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON} \quad (1)$$

where

- ΔV = voltage drop from VIN to VOUT
- I_{LOAD} = load current
- R_{ON} = On-resistance of the device for a specific V_{IN} and V_{BIAS} combination

An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated.

9.2.1.2.2 Inrush Current

To determine how much inrush current will be caused by the C_L capacitor, use [Equation 2](#):

$$I_{INRUSH} = C_L \times \frac{dV_{OUT}}{dt} \quad (2)$$

where

- I_{INRUSH} = amount of inrush caused by C_L
- C_L = capacitance on VOUT
- dt = time it takes for change in V_{OUT} during the ramp up of VOUT when the device is enabled
- dV_{OUT} = change in V_{OUT} during the ramp up of VOUT when the device is enabled

An appropriate C_L value should be placed on VOUT such that the I_{MAX} and I_{PLS} specifications of the device are not violated.

9.2.1.2.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 125°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given output current and ambient temperature, use [Equation 3](#).

$$P_{D(MAX)} = \frac{T_{J(MAX)} - T_A}{R_{\theta JA}} \quad (3)$$

where

- $P_{D(max)}$ = maximum allowable power dissipation
- $T_{J(max)}$ = maximum allowable junction temperature (125°C for the TPS22961)
- T_A = ambient temperature of the device
- θ_{JA} = junction to air thermal impedance. See [Thermal Information](#) section. This parameter is highly dependent upon board layout.

9.2.1.3 Application Curves




Figure 27. t_R at $V_{BIAS} = 5\text{ V}$




Figure 28. t_R at $V_{BIAS} = 5\text{ V}$




Figure 29. t_R at $V_{BIAS} = 3\text{ V}$




Figure 30. t_R at $V_{BIAS} = 3\text{ V}$

9.2.2 Typical Application Powering Rails Sensitive to Ringing and Overvoltage due to Fast Rise Time

This application demonstrates how the TPS22961 can be used to power rails sensitive to ringing and overvoltage that can often happen due to fast rise times.




Figure 31. Typical Application Schematic for Powering Rails Sensitive to Ringing

9.2.2.1 Design Requirements

For this design example, use the following as the input parameters.

Table 2. Design Parameters

DESIGN PARAMETER	EXAMPLE VALUE
V _{IN}	1.05 V
V _{BIAS}	5.0 V
Acceptable percent overshoot (ρ)	3.2%
Maximum settling time (t _{SETTLE})	40 µs

9.2.2.2 Detailed Design Procedure

To begin the design process, the designer needs to know the following:

- V_{IN} voltage
- V_{BIAS} voltage
- Acceptable percent overshoot
- Maximum allowed settling time for the power rail

9.2.2.2.1 Picking Proper Inductor and Capacitor to Meet Voltage Overshoot Requirements

To determine the value of L and C_L in the circuit, the damping factor associated with the acceptable percent overshoot must be calculated. To calculate the damping factor (ε), use Equation 4.

$$\epsilon = \frac{-\ln \rho}{\sqrt{\pi^2 + (\ln \rho)^2}} \quad (4)$$

where

- ε = damping factor of the LC filter
- ρ = allowable percent overshoot for the power rail

Use the damping factor calculated in Equation 4 to determine the inductance (L), the DCR of the inductor (R_{DCR}), and capacitance (C_L) to achieve the percent overshoot. This will be an iterative process to determine the optimal combination of L and C_L with standard value components available. Use Equation 5 to determine the combination of L, R_{DCR}, and C_L that is needed to satisfy damping factor calculated from Equation 4.

$$\epsilon = \frac{R_{DCR}}{2} \times \sqrt{\frac{C_L}{L}} \tag{5}$$

where

- ϵ = damping factor of the LC filter
- R_{DCR} = DCR of the inductor
- C_L = the capacitance of the filter
- L = the inductor of the filter

To determine the setting time (within 5% of steady state value) of the filter, use Equation 6.


$$t_{SETTLE} \approx \frac{3 \times \sqrt{L \times C_L}}{\epsilon} \tag{6}$$

where

- t_{SETTLE} = settling time of filter to within 5% of steady state value
- ϵ = damping factor of the LC filter
- C_L = the capacitance of the filter
- L = the inductor of the filter

The combination of damping factor (ϵ) and filter settling time (t_{SETTLE}) will bound the values for L, R_{DCR}, and C_L that can be used to meet the design constraints in Table 2.

9.2.2.3 Application Curves



10 Power Supply Recommendations

The device is designed to operate from a V_{BIAS} range of 3 V to 5.5 V and VIN range of 0.8 V to 3.5 V. This supply must be well regulated and placed as close to the TPS22961 as possible. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic, tantalum, or ceramic capacitor of 10 µF may be sufficient.

11 Layout

11.1 Layout Guidelines

- VIN and VOUT traces should be as short and wide as possible to accommodate for high current.
- Use vias under the exposed thermal pad for thermal relief for high current operation.
- The VIN terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 1- μ F ceramic with X5R or X7R dielectric. This capacitor should be placed as close to the device terminals as possible.
- The VOUT terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is one-tenth of the VIN bypass capacitor of X5R or X7R dielectric rating. This capacitor should be placed as close to the device terminals as possible.
- The VBIAS terminal should be bypassed to ground with low ESR ceramic bypass capacitors. The typical recommended bypass capacitance is 0.1- μ F ceramic with X5R or X7R dielectric.

11.2 Layout Example

○ VIA to Power Ground Plane

⊖ VIA to VIN Plane




Figure 33. Recommended Board Layout

12 器件和文档支持

12.1 商标

Ultrabook is a trademark of Intel.

12.2 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

12.3 术语表

[SLYZ022](#) — TI 术语表。

这份术语表列出并解释术语、首字母缩略词和定义。

13 机械封装和可订购信息

以下页中包括机械封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。要获得这份数据表的浏览器版本，请查阅左侧导航栏。

重要声明

德州仪器(TI)及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独立负责满足与其产品及其在应用中使用的 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独立负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568号, 中建大厦32楼邮政编码: 200122
Copyright © 2016, 德州仪器半导体技术(上海)有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22961DNYR	ACTIVE	WSON	DNY	8	3000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	961A1	Samples
TPS22961DNYT	ACTIVE	WSON	DNY	8	250	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	961A1	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.


(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.


Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION




QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22961DNYR	WSON	DNY	8	3000	330.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2
TPS22961DNYT	WSON	DNY	8	250	180.0	12.4	3.3	3.3	1.0	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22961DNYR	WSON	DNY	8	3000	367.0	367.0	38.0
TPS22961DNYT	WSON	DNY	8	250	213.0	191.0	35.0




NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.



LAND PATTERN EXAMPLE
SCALE: 20X




SOLDER MASK DETAILS

4221022/E 06/2020

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD
 81% PRINTED COVERAGE BY AREA
 SCALE: 20X

4221022/E 06/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com.cn/zh-cn/legal/termsofsale.html>) 或 [ti.com.cn](https://www.ti.com.cn) 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122

Copyright © 2021 德州仪器半导体技术（上海）有限公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Power Switch ICs - Power Distribution](#) *category:*

Click to view products by [Texas Instruments](#) *manufacturer:*

Other Similar products are found below :

[TLE6232GP](#) [NCP45520IMNTWG-L](#) [VND5E004ATR-E](#) [FPF1018](#) [DS1222](#) [NCV380HMUAJAATBG](#) [SZNCP3712ASNT3G](#)
[NCP45520IMNTWG-H](#) [VND5004ATR-E](#) [AP22811BW5-7](#) [SLG5NT1437VTR](#) [SZNCP3712ASNT1G](#) [DML1008LDS-7](#) [TS13011-QFNR](#)
[VND7012AYTR](#) [NCV459MNWTBG](#) [NCP4545IMNTWG-L](#) [NCV8412ASTT1G](#) [NCV8412ASTT3G](#) [FPF2260ATMX](#) [SLG5NT1765V](#)
[SLG5NT1757V](#) [NCP45780IMN24RTWG](#) [AP2151DMPG-13](#) [AP2151AMP-13](#) [NCP45540IMNTWG-L](#) [TPS2022P](#) [FPF2495BUCX](#)
[NCP45650IMNTWG](#) [NCV8412ADDR2G](#) [DK5V100R20S](#) [BTS7020-2EPA](#) [BTT6100-2ERA](#) [BTS71220-4ESA](#) [DK5V100R15M](#)
[WS3220C9-9/TR](#) [BTT6030-2ERA](#) [TLE75602-ESH](#) [BTS5200-4EKA](#) [DK5V150R25M](#) [DK5V45R25](#) [DK5V100R25S](#) [AW35206FOR](#)
[BTS7120-2EPA](#) [TLE75008-ESD](#) [BTS7040-1EPA](#) [BTT6030-1ERA](#) [DK5V60R10S](#) [DK5V45R25S](#) [DK5V60R10](#)