

TPS22924x 3.6V、2A、导通电阻为 18.3mΩ 的负载开关

1 特性

- 集成单负载开关
- 输入电压: 0.75V 至 3.6V
- 导通电阻
 - $V_{IN} = 3.6V$ 时, $R_{ON} = 18.3m\Omega$
 - $V_{IN} = 1.8V$ 时, $R_{ON} = 19.6m\Omega$
 - $V_{IN} = 1.2V$ 时, $R_{ON} = 19.4m\Omega$
 - $V_{IN} = 0.75V$ 时, $R_{ON} = 22.7m\Omega$
- 小型芯片比例 (CSP)-6 封装
 $0.9mm \times 1.4mm$ 、0.5mm 间距
- 2A 最大持续开关电流
- 低关断电流
- 低阈值控制输入
- 受控转换率以避免涌入电流
- 快速输出放电晶体管
- 静电放电 (ESD) 性能测试符合 JESD 22 标准
 - 5000V 人体放电模式 (A114-B, II 类)
 - 1000V 组件充电模式 (C101)

2 应用

- 电池供电类设备
- 便携式工业设备
- 便携式医疗设备
- 便携式媒体播放器
- 销售点终端
- 全球卫星定位 (GPS) 设备
- 数码摄像机
- 笔记本/平板电脑/电子阅读器
- 智能手机

3 说明

TPS22924x 是一款具有受控接通功能的小型、低 R_{ON} 的负载开关。此器件包含一个 N 通道 MOSFET，此 MOSFET 可运行在 0.75V 至 3.6V 的输入电压范围内。一个集成的电荷泵把 NMOS 开关偏置，以实现一个最小的开关导通电阻。此开关可由一个打开/关闭输入 (ON) 控制，此输入可与低压控制信号直接对接。

为能够在开关关闭时快速进行输出放电，添加了一个 1250Ω 的片上负载电阻。此器件的上升时间受到内部控制以避免出现浪涌电流。TPS22924B 在 $V_{IN} = 3.6V$ 时的上升时间为 $100\mu s$ ，而 TPS22924C 在 $V_{IN} = 3.6V$ 时的上升时间为 $800\mu s$ 。


TPS22924x 采用超小型、节省空间的 6 引脚 CSP 封装，并可在 $-40^{\circ}C$ 至 $85^{\circ}C$ 温度范围内的自然通风条件下运行。

器件信息 (1)

部件号	封装	封装尺寸 (标称值)
TPS22924B	DSBGA (6)	$1.40mm \times 0.90mm$
TPS22924C	DSBGA (6)	$1.40mm \times 0.90mm$

(1) 要了解所有可用封装，请见数据表末尾的可订购产品附录。

简化电路原理图



NOTE: SMPS = 开关模式电源



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

English Data Sheet: SLVSAR3

目录

1	特性	1
2	应用	1
3	说明	1
4	修订历史记录	2
5	Device Comparison Table	3
6	Pin Configuration and Functions	3
7	Specifications	4
7.1	Absolute Maximum Ratings	4
7.2	ESD Ratings.....	4
7.3	Recommended Operating Conditions.....	4
7.4	Thermal Information	4
7.5	Electrical Characteristics.....	5
7.6	Switching Characteristics, $V_{IN} = 3.6$ V	5
7.7	Switching Characteristics, $V_{IN} = 0.9$ V	5
7.8	Typical Characteristics	6
7.9	AC Characteristics (TPS22924B)	7
7.10	AC Characteristics (TPS22924C)	10
8	Parameter Measurement Information	13
9	Detailed Description	14
9.1	Overview	14
9.2	Functional Block Diagram	14
9.3	Feature Description.....	14
9.4	Device Functional Modes.....	15
10	Application and Implementation	16
10.1	Application Information.....	16
10.2	Typical Application	16
11	Power Supply Recommendations	18
12	Layout	18
12.1	Layout Guidelines	18
12.2	Layout Example	18
13	器件和文档支持	19
13.1	相关链接.....	19
13.2	社区资源.....	19
13.3	商标	19
13.4	静电放电警告.....	19
13.5	Glossary	19
14	机械、封装和可订购信息	19

4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

Changes from Revision D (August 2014) to Revision E		Page
• 已添加器件 TPS22924C	1	
• 已删除 特性 : $V_{IN} = 2.5$ V 时, $r_{ON} = 18.5\text{m}\Omega$	1	
• 已删除 特性 : $V_{IN} = 1.0$ V 时, $r_{ON} = 20.3\text{m}\Omega$	1	
• 已添加文本至 说明 “而 TPS22924C 在 $V_{IN} = 3.6$ V 时的上升时间为 800 μ s。”	1	
• Added: TPS22924CYZPR and TPS22924CYZPRB information to <i>Device Comparison Table</i>	3	
• Added "Storage temperature" to the <i>Absolute Maximum Ratings</i> ⁽¹⁾ table	4	
• Changed <i>Handling Ratings</i> to <i>ESD Ratings</i>	4	
• Added section <i>AC Characteristics (TPS22924C)</i>	10	
• Changed the <i>Application Curve</i> section	17	

Changes from Revision C (July 2014) to Revision D		Page
• 已添加 引脚配置和功能部分, 概述部分, 特性 描述部分, 电源相关建议部分	1	

Changes from Revision B (June 2013) to Revision C		Page
• 已添加 器件信息表.....	1	
• Added <i>Handling Ratings</i> table.....	4	
• Added Detailed Description section.	14	

5 Device Comparison Table

T _A	PACKAGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽²⁾	BACKSIDE COATING ⁽³⁾	RISE TIME AT V _{IN} = 3.3V (TYP.)
–40°C to 85°C	YZ (0.4mm height)	TPS22924BYZR	_ _ _ 5N _	No	96µs
–40°C to 85°C	YZP (0.5mm height)	TPS22924BYZPRB	_ _ _ 5N _	Yes	96µs
–40°C to 85°C	YZZ (0.35mm height)	TPS22924BYZZR	_ _ _ 7A _	No	96µs
–40°C to 85°C	YZP (0.5mm height)	TPS22924CYZPR	_ _ _ 5L _	No	800µs
–40°C to 85°C	YZP (0.4mm height)	TPS22924CYZPRB	_ _ _ 5L _	Yes	800µs

- (1) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.
(2) The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).
(3) CSP (DSBGA) devices manufactured with backside coating have an increased resistance to cracking due to the increased physical strength of the package. Devices with backside coating are highly encouraged for new designs.

6 Pin Configuration and Functions




Table 1. Pin Assignments (YZ/YZP/YZZ Package)

C	GND	ON
B	VOUT	VIN
A	VOUT	VIN
	1	2

Pin Functions

NO.	NAME	DESCRIPTION
C1	GND	Ground
C2	ON	Switch control input, active high. Do not leave floating
A1, B1	VOUT	Switch output
A2, B2	VIN	Switch input, bypass this input with a ceramic capacitor to ground

7 Specifications

7.1 Absolute Maximum Ratings ⁽¹⁾

		MIN	MAX	UNIT
V_{IN}	Input voltage range	-0.3	4	V
V_{OUT}	Output voltage range		$V_{IN} + 0.3$	V
V_{ON}	Input voltage range	-0.3	4	V
I_{MAX}	Maximum continuous switch current, $T_A = -40^\circ\text{C}$ to 85°C		2	A
I_{PLS}	Maximum pulsed switch current, 100- μs pulse, 2% duty cycle, $T_A = -40^\circ\text{C}$ to 85°C		4	A
T_A	Operating free-air temperature range	-40	85	$^\circ\text{C}$
T_{Stg}	Storage temperature	-65	150	$^\circ\text{C}$

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	± 5000	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	± 1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

		MIN	MAX	UNIT
V_{IN}	Input voltage	0.75	3.6	V
V_{OUT}	Output voltage		V_{IN}	V
V_{IH}	High-level input voltage, ON	$V_{IN} = 2.5 \text{ V to } 3.6 \text{ V}$	1.2	3.6
		$V_{IN} = 0.75 \text{ V to } 2.5 \text{ V}$	0.9	3.6
V_{IL}	Low-level input voltage, ON	$V_{IN} = 2.5 \text{ V to } 3.6 \text{ V}$	0.6	V
		$V_{IN} = 0.75 \text{ V to } 2.49 \text{ V}$	0.4	
C_{IN}	Input capacitance	1 ⁽¹⁾		μF

(1) See the *Input Capacitor* section in Application Information.

7.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS22924x	UNIT
		YZ/YZZ/YZP	
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	123	$^\circ\text{C/W}$
$R_{\theta JC(\text{top})}$	Junction-to-case (top) thermal resistance	17.6	
$R_{\theta JB}$	Junction-to-board thermal resistance	22.8	
ψ_{JT}	Junction-to-top characterization parameter	5.7	
ψ_{JB}	Junction-to-board characterization parameter	22.6	
$R_{\theta JC(\text{bot})}$	Junction-to-case (bottom) thermal resistance	N/A	

- (1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](#).

7.5 Electrical Characteristics

$V_{IN} = 0.75 \text{ V}$ to 3.6 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS		T _A	MIN	TYP (1)	MAX	UNIT
I_{IN} Quiescent current	$I_{OUT} = 0, V_{IN} = V_{ON}$	$V_{IN} = 3.6 \text{ V}$	Full		75	160	μA
		$V_{IN} = 2.5 \text{ V}$			42	70	
		$V_{IN} = 1.8 \text{ V}$			50	350	
		$V_{IN} = 1.2 \text{ V}$			95	200	
		$V_{IN} = 1.0 \text{ V}$			65	110	
		$V_{IN} = 0.75 \text{ V}$			35	70	
$I_{IN(LEAK)}$ OFF-state supply current	$V_{ON} = \text{GND}, OUT = 0\text{V}$		Full			3.5	μA
R_{ON} ON-state resistance	$I_{OUT} = -200 \text{ mA}$	$V_{IN} = 3.6 \text{ V}$	25°C		18.3	19.7	$\text{m}\Omega$
		Full				26.0	
		$V_{IN} = 2.5 \text{ V}$	25°C		18.5	19.5	
		Full				25.8	
		$V_{IN} = 1.8 \text{ V}$	25°C		19.6	21.8	
		Full				27.4	
		$V_{IN} = 1.2 \text{ V}$	25°C		19.4	21.8	
		Full				28.0	
		$V_{IN} = 1.0 \text{ V}$	25°C		20.3	21.2	
		Full				28.6	
R_{PD} Output pulldown resistance ⁽²⁾	$V_{IN} = 3.3 \text{ V}, V_{ON} = 0, I_{OUT} = 3 \text{ mA}$		25°C		1250	1500	Ω
	$V_{ON} = 0.9 \text{ V}$ to 3.6 V or GND		Full			0.1	μA

(1) Typical values are at $V_{IN} = 3.3 \text{ V}$ and $T_A = 25^\circ\text{C}$.

(2) See [Output Pulldown](#) in the Application and Implementation section.

7.6 Switching Characteristics, $V_{IN} = 3.6 \text{ V}$

$V_{IN} = 3.6 \text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TPS22924B (TYP)	TPS22924C (TYP)	UNIT
t_{ON} Turn-ON time	$R_L = 10 \Omega, C_L = 0.1 \mu\text{F}, V_{IN} = 3.6\text{V}$	111	800	μs
t_{OFF} Turn-OFF time	$R_L = 10 \Omega, C_L = 0.1 \mu\text{F}, V_{IN} = 3.6\text{V}$	3	3	μs
t_r V_{OUT} rise time	$R_L = 10 \Omega, C_L = 0.1 \mu\text{F}, V_{IN} = 3.6\text{V}$	96	800	μs
t_f V_{OUT} fall time	$R_L = 10 \Omega, C_L = 0.1 \mu\text{F}, V_{IN} = 3.6\text{V}$	2.5	2.5	μs

7.7 Switching Characteristics, $V_{IN} = 0.9 \text{ V}$

$V_{IN} = 0.9 \text{ V}$, $T_A = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	TPS22924B (TYP)	TPS22924C (TYP)	UNIT
t_{ON} Turn-ON time	$R_L = 10 \Omega, C_L = 0.1 \mu\text{F}, V_{IN} = 0.9\text{V}$	160	865	μs
t_{OFF} Turn-OFF time	$R_L = 10 \Omega, C_L = 0.1 \mu\text{F}, V_{IN} = 0.9\text{V}$	20	20	μs
t_r V_{OUT} rise time	$R_L = 10 \Omega, C_L = 0.1 \mu\text{F}, V_{IN} = 0.9\text{V}$	81	500	μs
t_f V_{OUT} fall time	$R_L = 10 \Omega, C_L = 0.1 \mu\text{F}, V_{IN} = 0.9\text{V}$	5	5	μs

7.8 Typical Characteristics




Figure 1. On-State Resistance vs Input Voltage




Figure 2. On-State Resistance vs Temperature




Figure 3. Input Current, Quiescent vs Input Voltage




Figure 4. Input Current, Leak vs Input Voltage










Figure 5. On Input Threshold

7.9 AC Characteristics (TPS22924B)



AC Characteristics (TPS22924B) (continued)




Figure 12. Rise Time vs Temperature




Figure 13. Fall Time vs Temperature




Figure 14. Rise Time vs Input Voltage






Figure 15. Rise Time vs Input Voltage



$C_{IN} = 1 \mu\text{F}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$, $V_{IN} = 0.9 \text{ V}$, $T_A = 25^\circ\text{C}$

Figure 16. Turn-On Response



$C_{IN} = 1 \mu\text{F}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$, $V_{IN} = 0.9 \text{ V}$, $T_A = 25^\circ\text{C}$

Figure 17. Turn-Off Response

AC Characteristics (TPS22924B) (continued)




Figure 18. Turn-On Response




Figure 19. Turn-Off Response




Figure 20. Turn-On Response




Figure 21. Turn-Off Response




Figure 22. Turn-On Response




Figure 23. Turn-Off Response

7.10 AC Characteristics (TPS22924C)



 $V_{IN} = 3.6 \text{ V}, C_L = 0.1 \mu\text{F}, R_L = 10 \Omega$

Figure 24. Turn-On Time vs Temperature



 $V_{IN} = 3.6 \text{ V}, C_L = 0.1 \mu\text{F}, R_L = 10 \Omega$

Figure 25. Turn-Off Time vs Temperature



 $V_{IN} = 3.6 \text{ V}, C_L = 0.1 \mu\text{F}, R_L = 10 \Omega$

Figure 26. Rise Time vs Temperature



 $V_{IN} = 3.6 \text{ V}, C_L = 0.1 \mu\text{F}, R_L = 10 \Omega$

Figure 27. Fall Time vs Temperature



 $V_{IN} = 0.9 \text{ V}, C_L = 0.1 \mu\text{F}, R_L = 10 \Omega$

Figure 28. Turn-On Time vs Temperature




 $V_{IN} = 0.9 \text{ V}, C_L = 0.1 \mu\text{F}, R_L = 10 \Omega$


Figure 29. Turn-Off Time vs Temperature

AC Characteristics (TPS22924C) (continued)




$V_{IN} = 0.9 \text{ V}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$

Figure 30. Rise Time vs Temperature




$V_{IN} = 0.9 \text{ V}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$

Figure 31. Fall Time vs Temperature




$V_{ON} = 1.8 \text{ V}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$

Figure 32. Rise Time vs Input Voltage




$V_{ON} = 1.8 \text{ V}$, $C_L = 20 \mu\text{F}$, $R_L = 10 \Omega$

Figure 33. Rise Time vs Input Voltage



$C_{IN} = 1 \mu\text{F}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$, $V_{IN} = 0.9 \text{ V}$, $T_A = 25^\circ\text{C}$







Figure 34. Turn-On Response




$C_{IN} = 1 \mu\text{F}$, $C_L = 0.1 \mu\text{F}$, $R_L = 10 \Omega$, $V_{IN} = 0.9 \text{ V}$, $T_A = 25^\circ\text{C}$

Figure 35. Turn-Off Response


AC Characteristics (TPS22924C) (continued)


 $C_{IN} = 47 \mu F, C_L = 20 \mu F, R_L = 10 \Omega, V_{IN} = 0.9 V, T_A = 25^\circ C$
Figure 36. Turn-On Response

 $C_{IN} = 47 \mu F, C_L = 20 \mu F, R_L = 10 \Omega, V_{IN} = 0.9 V, T_A = 25^\circ C$
Figure 37. Turn-Off Response

 $C_{IN} = 1 \mu F, C_L = 0.1 \mu F, R_L = 10 \Omega, V_{IN} = 3.6 V, T_A = 25^\circ C$
Figure 38. Turn-On Response

 $C_{IN} = 1 \mu F, C_L = 0.1 \mu F, R_L = 10 \Omega, V_{IN} = 3.6 V, T_A = 25^\circ C$
Figure 39. Turn-Off Response

 $C_{IN} = 47 \mu F, C_L = 20 \mu F, R_L = 10 \Omega, V_{IN} = 3.6 V, T_A = 25^\circ C$
Figure 40. Turn-On Response

 $C_{IN} = 47 \mu F, C_L = 20 \mu F, R_L = 10 \Omega, V_{IN} = 3.6 V, T_A = 25^\circ C$
Figure 41. Turn-Off Response

8 Parameter Measurement Information



Timing test circuit



Timing waveforms

(A) Rise and fall times of the control signal is 100ns.

Figure 42. Test Circuit and t_{ON}/t_{OFF} Waveforms


9 Detailed Description

9.1 Overview

The TPS22924x is a single channel, 2-A load switch in a small, space-saving CSP-6 package. This device implements a low resistance N-channel MOSFET with a controlled rise time for applications that need to limit the inrush current.

This device is also designed to have very low leakage current during off state. This prevents downstream circuits from pulling high standby current from the supply. Integrated control logic, driver, power supply, and output discharge FET eliminates the need for additional external components, which reduces solution size and bill of materials (BOM) count.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 ON/OFF Control

The ON pin controls the state of the switch. Asserting ON high enables the switch. ON is active high and has a low threshold, making it capable of interfacing with low-voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V or 3.3-V GPIOs.

9.3.2 Output Capacitor

Due to the integral body diode in the NMOS switch, a C_{IN} greater than C_L is highly recommended. A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} when the system supply is removed. This could result in current flow through the body diode from V_{OUT} to V_{IN} . A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup.

9.3.3 Output Pulldown

The output pulldown is active when the user is turning off the main pass FET. The pulldown discharges the output rail to approximately 10% of the rail, then the output pulldown is automatically disconnected to optimize the shutdown current.

9.4 Device Functional Modes

ON (CONTROL SIGNAL)	VIN to VOUT	VOUT to GND ⁽¹⁾
L	OFF	ON
H	ON	OFF

(1) See application section [Output Pulldown](#) .

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 VIN to VOUT Voltage Drop

The VIN to VOUT voltage drop in the device is determined by the R_{ON} of the device and the load current. The R_{ON} of the device depends upon the VIN condition of the device. Refer to the R_{ON} specification of the device in the Electrical Characteristics table of this datasheet. Once the R_{ON} of the device is determined based upon the VIN conditions, use [Equation 1](#) to calculate the VIN to VOUT voltage drop:

$$\Delta V = I_{LOAD} \times R_{ON}$$

where

- ΔV = Voltage drop from VIN to VOUT
- I_{LOAD} = Load current
- R_{ON} = On-resistance of the device for a specific V_{IN}
- An appropriate I_{LOAD} must be chosen such that the I_{MAX} specification of the device is not violated. (1)

10.1.2 Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush currents, when the switch turns on into a discharged load capacitor or short-circuit, a capacitor needs to be placed between VIN and GND. A 1- μ F ceramic capacitor, C_{IN} , placed close to the pins is usually sufficient. Higher values of C_{IN} can be used to further reduce the voltage drop.

10.1.3 Output Capacitor

A C_{IN} to C_L ratio of 10 to 1 is recommended for minimizing V_{IN} dip caused by inrush currents during startup.

10.2 Typical Application




Figure 43. Typical Application

10.2.1 Design Requirements

DESIGN PARAMETER	EXAMPLE VALUE
V_{IN}	3.6 V
C_L	1 μ F
Maximum Acceptable Inrush Current	40 mA

10.2.2 Detailed Design Procedure

10.2.2.1 Managing Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0-V to V_{IN} . This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

$$\text{Inrush Current} = C \times \frac{dv}{dt}$$

where

- C = Output capacitance
 - $\frac{dv}{dt}$
 - $\frac{dt}{dt}$ = Output slew rate
- (2)

The TPS22924B offers a very slow controlled rise time for minimizing inrush current. This device can be selected based upon the maximum acceptable slew rate which can be calculated using the design requirements and the inrush current equation. An output capacitance of 1.0 μF will be used since the amount of inrush increases with output capacitance:



$$40 \text{ mA} = 1.0 \mu\text{F} \times \frac{dv}{dt} \quad (3)$$

$$\frac{dv}{dt} = 40 \text{ V/ms} \quad (4)$$

To ensure an inrush current of less than 40 mA, a device with a slew rate less than 40 V/ms must be used.

The TPS22924B has a typical rise time of 96 μs at 3.6 V. This results in a slew rate of 37.5 V/ms which meets the above design requirements. For an even lower inrush current requirement, the TPS22924C can be used. The slower rise time of 800 μs at 3.6V results in a slew rate of 4.5 V/ms, well below the design requirements.

10.2.3 Application Curve



11 Power Supply Recommendations

The device is designed to operate with a VIN range of 0.75 V to 3.6 V. This supply must be well regulated and placed as close to the device terminal as possible with the recommended 1 μ F bypass capacitor. If the supply is located more than a few inches from the device terminals, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. If additional bulk capacitance is required, an electrolytic, tantalum, or ceramic capacitor of 10 μ F may be sufficient.

12 Layout

12.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for V_{IN}, V_{OUT}, and GND helps minimize the parasitic electrical effects.

12.2 Layout Example

- VIA to Power Ground Plane




Figure 46. TPS22924x Layout Example

13 器件和文档支持

13.1 相关链接

下面的表格列出了快速访问链接。范围包括技术文档、支持与社区资源、工具和软件，以及样片或购买的快速访问。

表 2. 相关链接

部件	产品文件夹	样片与购买	技术文档	工具与软件	支持与社区
TPS22924B	请单击此处				
TPS22924C	请单击此处				

13.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 静电放电警告

 这些装置包含有限的内置 ESD 保护。 存储或装卸时，应将导线一起截短或将装置放置于导电泡棉中，以防止 MOS 门极遭受静电损伤。

13.5 Glossary

[SLYZ022 — TI Glossary.](#)

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本，请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件 或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI不承担任何责任。

产品	应用
数字音频	www.ti.com.cn/audio
放大器和线性器件	www.ti.com.cn/amplifiers
数据转换器	www.ti.com.cn/dataconverters
DLP® 产品	www.dlp.com
DSP - 数字信号处理器	www.ti.com.cn/dsp
时钟和计时器	www.ti.com.cn/clockandtimers
接口	www.ti.com.cn/interface
逻辑	www.ti.com.cn/logic
电源管理	www.ti.com.cn/power
微控制器 (MCU)	www.ti.com.cn/microcontrollers
RFID 系统	www.ti.com.cn/rfidsys
OMAP应用处理器	www.ti.com/omap
无线连通性	www.ti.com.cn/wirelessconnectivity
	德州仪器在线技术支持社区 www.deyisupport.com

邮寄地址: 上海市浦东新区世纪大道1568 号, 中建大厦32 楼邮政编码: 200122
Copyright © 2016, 德州仪器半导体技术 (上海) 有限公司

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TPS22924BYZPRB	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZR	ACTIVE	DSBGA	YZ	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZT	ACTIVE	DSBGA	YZ	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5N	Samples
TPS22924BYZZR	ACTIVE	DSBGA	YZZ	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7A	Samples
TPS22924BYZZT	ACTIVE	DSBGA	YZZ	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	7A	Samples
TPS22924CYZPR	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(5L, 5LG)	Samples
TPS22924CYZPRB	ACTIVE	DSBGA	YZP	6	3000	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	5L	Samples
TPS22924CYZPT	ACTIVE	DSBGA	YZP	6	250	RoHS & Green	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(5LF, 5LG)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBsolete: TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

PACKAGE OPTION ADDENDUM

10-Dec-2020


(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

REEL DIMENSIONS




TAPE DIMENSIONS




A_0	Dimension designed to accommodate the component width
B_0	Dimension designed to accommodate the component length
K_0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P_1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A_0 (mm)	B_0 (mm)	K_0 (mm)	P_1 (mm)	W (mm)	Pin1 Quadrant
TPS22924BYZPRB	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZR	DSBGA	YZ	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZT	DSBGA	YZ	6	250	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924BYZZR	DSBGA	YZZ	6	3000	178.0	9.2	1.02	1.52	0.5	4.0	8.0	Q1
TPS22924BYZZT	DSBGA	YZZ	6	250	178.0	9.2	1.02	1.52	0.5	4.0	8.0	Q1
TPS22924CYZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924CYZPRB	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1
TPS22924CYZPT	DSBGA	YZP	6	250	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22924BYZPRB	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924BYZR	DSBGA	YZ	6	3000	220.0	220.0	35.0
TPS22924BYZT	DSBGA	YZ	6	250	220.0	220.0	35.0
TPS22924BYZZR	DSBGA	YZZ	6	3000	220.0	220.0	35.0
TPS22924BYZZT	DSBGA	YZZ	6	250	220.0	220.0	35.0
TPS22924CYZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924CYZPRB	DSBGA	YZP	6	3000	220.0	220.0	35.0
TPS22924CYZPT	DSBGA	YZP	6	250	220.0	220.0	35.0

MECHANICAL DATA

YZZ (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



D: Max = 1.418 mm, Min = 1.358 mm


E: Max = 0.918 mm, Min = 0.858 mm

4212038/B 07/13

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice.
 C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments




YZP0006



PACKAGE OUTLINE

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



4219524/A 06/2014

NOTES:

NanoFree is a trademark of Texas Instruments.


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. NanoFree™ package configuration.

EXAMPLE BOARD LAYOUT


YZP0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



LAND PATTERN EXAMPLE
SCALE:40X



SOLDER MASK DETAILS
NOT TO SCALE

4219524/A 06/2014

NOTES: (continued)


4. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints.
For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).

EXAMPLE STENCIL DESIGN

YZP0006

DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



SOLDER PASTE EXAMPLE
BASED ON 0.1 mm THICK STENCIL
SCALE:40X

4219524/A 06/2014

NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.

重要声明和免责声明

TI 提供技术和可靠性数据（包括数据表）、设计资源（包括参考设计）、应用或其他设计建议、网络工具、安全信息和其他资源，不保证没有瑕疵且不做出任何明示或暗示的担保，包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任：(1) 针对您的应用选择合适的 TI 产品，(2) 设计、验证并测试您的应用，(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更，恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的所有索赔、损害、成本、损失和债务，TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (<https://www.ti.com/cn/zh-cn/legal/termsofsale.html>) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址：上海市浦东新区世纪大道 1568 号中建大厦 32 楼，邮政编码：200122
Copyright © 2021 德州仪器半导体技术（上海）有限公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

[TLE6232GP](#) [NCP45520IMNTWG-L](#) [VND5E004ATR-E](#) [FPF1018](#) [DS1222](#) [NCV380HMUAJAATBG](#) [SZNCP3712ASNT3G](#)
[NCP45520IMNTWG-H](#) [VND5004ATR-E](#) [AP22811BW5-7](#) [SLG5NT1437VTR](#) [SZNCP3712ASNT1G](#) [DML1008LDS-7](#) [TS13011-QFNR](#)
[NCV459MNWTBG](#) [NCP4545IMNTWG-L](#) [NCV8412ASTT1G](#) [NCV8412ASTT3G](#) [FPF2260ATMX](#) [SLG5NT1765V](#) [SLG5NT1757V](#)
[NCP45780IMN24RTWG](#) [AP2151AMP-13](#) [NCP45540IMNTWG-L](#) [TPS2022P](#) [FPF2495BUCX](#) [NCP45650IMNTWG](#) [NCV8412ADDR2G](#)
[DK5V100R20S](#) [BTS7020-2EPA](#) [BTT6100-2ERA](#) [BTS71220-4ESA](#) [DK5V100R15M](#) [WS3220C9-9/TR](#) [AW32405CSR](#) [BTT6030-2ERA](#)
[TLE75602-ESH](#) [BTS5200-4EKA](#) [DK5V150R25M](#) [DK5V45R25](#) [DK5V100R25S](#) [AW35206FOR](#) [BTS7120-2EPA](#) [TLE75008-ESD](#)
[BTS7040-1EPA](#) [BTT6030-1ERA](#) [DK5V60R10S](#) [DK5V45R25S](#) [DK5V60R10](#) [DK5V45R15S](#)