











TMUX1119

ZHCSJ88A - DECEMBER 2018-REVISED NOVEMBER 2019 2019

## TMUX1119 5V、低泄漏电流、2:1 精密开关

#### 1 特性

- 宽电源电压范围: 1.08V 至 5.5V
- 低泄漏电流: 3pA
- 低导通电阻: 1.8Ω
- 低电荷注入: -6pC
- 工作温度范围: -40°C 至 +125°C
- 兼容 1.8V 逻辑电平
- 失效防护逻辑
- 轨至轨运行
- 双向信号路径
- 先断后合开关
- ESD 保护 HBM: 2000V

#### 2 应用

- 超声波扫描仪
- 患者监护和诊断
- 血糖监测仪
- 光学模块
- 光纤传输
- 远程无线电单元
- 数据采集系统
- 半导体测试设备
- 工厂自动化和工业控制
- 流量变送器
- 可编程逻辑控制器 (PLC)

SEL

- 模拟输入模块
- 电池测试

#### 3 说明


TMUX1119是一种互补金属氧化物半导体 (CMOS) 单极双投 (2:1) 开关。1.08V 至 5.5V 的宽电源电压工作范围 可支持 医疗设备到工业系统的大量应用。该器件可在源极 (Sx) 和漏极 (D) 引脚上支持从 GND 到 V<sub>DD</sub>范围的双向模拟和数字信号。所有逻辑输入均具有兼容1.8V 逻辑电平的阈值,当器件在有效电源电压范围内运行时,这些阈值可确保 TTL 和 CMOS 逻辑兼容性。失效防护逻辑 电路允许在电源引脚之前的控制引脚上施加电压,从而保护器件免受潜在的损害。

TMUX1119 是精密开关和多路复用器器件系列的一部分。这些器件具有非常低的导通和关断泄漏电流以及较低的电荷注入,因此可用于高精度测量 应用的高速串行链路的稳定性。3nA 的低电源电流和小型封装选项使其可用于便携式 应用的热管理优化而设计。中实现高功率密度、高效率和稳健性。


#### 器件信息(1)

器件型号	封装	封装尺寸 (标称值)
TMUX1119	SC70 (6)	2.00mm × 1.25mm
	SOT-23 (6) <sup>(2)</sup>	2.90mm x 1.60mm

- (1) 如需了解所有可用封装,请参阅数据表末尾的封装选项附录。
- (2) 产品预览



应用示例



A



## 目录

1	特性 1	8	Detailed Description	2
2	应用 1		8.1 Overview	2 <sup>-</sup>
3	说明1		8.2 Functional Block Diagram	2 <sup>-</sup>
4	修订历史记录 2		8.3 Feature Description	2 <sup>-</sup>
5	Pin Configuration and Functions3		8.4 Device Functional Modes	23
6	Specifications4		8.5 Truth Tables	23
٠	6.1 Absolute Maximum Ratings	9	Application and Implementation	<u>2</u> 4
	6.2 ESD Ratings		9.1 Application Information	24
	6.3 Recommended Operating Conditions		9.2 Typical Application	24
	6.4 Thermal Information		9.3 Design Requirements	24
	6.5 Electrical Characteristics (V <sub>DD</sub> = 5 V ±10 %)		9.4 Detailed Design Procedure	2
	6.6 Electrical Characteristics (V <sub>DD</sub> = 3.3 V ±10 %)		9.5 Application Curve	2
	6.7 Electrical Characteristics (V <sub>DD</sub> = 3.3 V ±10 %) 9	10	Power Supply Recommendations	
	6.8 Electrical Characteristics ( $V_{DD} = 1.0 \text{ V} \pm 10 \text{ /s}$ ) 11	11	Layout	
	6.9 Typical Characteristics		11.1 Layout Guidelines	
-	• •		11.2 Layout Example	
7	Parameter Measurement Information	12		
	7.1 On-Resistance	12	12.1 文档支持	
	7.2 Off-Leakage Current		12.2 相关链接	
	7.3 On-Leakage Current		12.3 接收文档更新通知	
	7.4 Transition Time		12.4 社区资源	
	7.5 Break-Before-Make			
	7.6 Charge Injection			
	7.7 Off Isolation			
	7.8 Crosstalk	40	12.7 Glossary	
	7.9 Bandwidth 20	13	机械、封装和可订购信息	2


## 4 修订历史记录


注: 之前版本的页码可能与当前版本有所不同。

# Changes from Original (December 2018) to Revision APage• 将数据表标题从"精密模拟多路复用器"更改为"精密开关"1• 更改了应用 列表1• Changed Thermal Information for DCK package4



## 5 Pin Configuration and Functions





**Product Preview** 

#### **Pin Functions**

PIN		TYPE <sup>(1)</sup>	DESCRIPTION							
NAME	NO.	ITPE\'	DESCRIPTION							
SEL	1	I	Select pin: controls state of the switch according to 表 1. (Logic Low = S1 to D, Logic High = S2 to D)							
VDD	2	Р	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 $\mu$ F to 10 $\mu$ F between V <sub>DD</sub> and GND.							
GND	3	Р	Ground (0 V) reference							
S1	4	I/O	Source pin 1. Can be an input or output.							
D	5	I/O	Drain pin. Can be an input or output.							
S2	6	I/O	Source pin 2. Can be an input or output.							

(1) I = input, O = output, I/O = input and output, P = power



#### 6 Specifications

#### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)(2)

		MIN	MAX	UNIT
$V_{DD}$	Supply voltage	-0.5	6	V
$V_{\rm SEL}$ or $V_{\rm EN}$	Logic control input pin voltage (SEL)	-0.5	6	V
I <sub>SEL</sub> or I <sub>EN</sub>	Logic control input pin current (SEL)	-30	30	mA
$V_S$ or $V_D$	Source or drain voltage (Sx, D)	-0.5	V <sub>DD</sub> +0.5	V
I <sub>S</sub> or I <sub>D (CONT)</sub>	Source or drain continuous current (Sx, D)	-30	30	mA
T <sub>stg</sub>	Storage temperature	-65	150	°C
$T_J$	Junction temperature		150	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 6.2 ESD Ratings

				UNIT
V 50 1 1 1 1 1	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±750	V

JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>DD</sub>	Supply voltage	1.08	5.5	V
V <sub>S</sub> or V <sub>D</sub>	Signal path input/output voltage (source or drain pin) (Sx, D)	0	$V_{DD}$	V
V <sub>SEL</sub>	Logic control input pin voltage (SEL)	0	5.5	V
T <sub>A</sub>	Ambient temperature	-40	125	°C

#### 6.4 Thermal Information

		TMUX1119	
	THERMAL METRIC <sup>(1)</sup>	SC70 (DCK)	UNIT
		6 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	243.1	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	206.0	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	128.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	107.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	128.0	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics ( $V_{DD} = 5 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25$ °C,  $V_{DD} = 5$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	OG SWITCH		,				
		$V_S = 0 \text{ V to } V_{DD}$	25°C		1.8	4	Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			4.5	Ω
		Refer to On-Resistance	-40°C to +125°C			4.9	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.13		Ω
$\Delta R_{ON}$	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			0.4	Ω
	Charlies	Refer to On-Resistance	-40°C to +125°C			0.5	Ω
_		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.85		Ω
R <sub>ON</sub>	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.4	Ω
FLAT		Refer to On-Resistance	-40°C to +125°C		1.6 08 ±0.005 0.08 0.3 0.3 0.9 0.9	Ω	
		V <sub>DD</sub> = 5 V	25°C	-0.08	±0.005	0.08	nA
	0	Switch Off	-40°C to +85°C	-0.3		0.3	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_D = 4.5 \text{ V} / 1.5 \text{ V}$ $V_S = 1.5 \text{ V} / 4.5 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-0.9		0.9	nA
		V <sub>DD</sub> = 5 V	25°C	-0.025	±0.003	0.025	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.3		0.3	nA
I <sub>S(ON)</sub>		$V_D = V_S = 2.5 \text{ V}$ Refer to On-Leakage Current	-40°C to +125°C	-0.95		0.95	nA
		V <sub>DD</sub> = 5 V	25°C	-0.1	±0.01	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.35		0.35	nA
I <sub>S(ON)</sub>		$V_D = V_S = 4.5 \text{ V} / 1.5 \text{ V}$ Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)						
V <sub>IH</sub>	Input logic high		-40°C to +125°C	1.49		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.87	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μA
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	R SUPPLY	•	•	-		'	
	V	Landa languta - O.V. an E.E.V.	25°C		0.003		μA
$I_{DD}$	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			1	μA

<sup>(1)</sup> When  $V_S$  is 4.5 V,  $V_D$  is 1.5 V, and vice versa.



## Electrical Characteristics ( $V_{DD} = 5 \text{ V} \pm 10 \text{ \%}$ ) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 5$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	MIC CHARACTERISTICS		1			1	
		V <sub>S</sub> = 3 V	25°C		12		ns
t <sub>TRAN</sub>	Switching time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			18	ns
		Refer to Transition Time	-40°C to +125°C			19	ns
		V <sub>S</sub> = 3 V	25°C		8		ns
t <sub>OPEN</sub>	Break before make time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
$Q_{\mathbb{C}}$	Charge Injection	$V_D = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		-6		рС
		R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF f = 1 MHz Refer to Off Isolation	25°C		<b>–</b> 65		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		<b>–</b> 45		dB
V	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-65		dB
X <sub>TALK</sub>	Crosstaik	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Crosstalk	25°C		-45		dB
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Bandwidth	25°C		250		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		6		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		20		pF



## 6.6 Electrical Characteristics ( $V_{DD} = 3.3 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25$ °C,  $V_{DD} = 3.3$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		3.7	8.8	Ω
R <sub>ON</sub>	On-resistance	I <sub>SD</sub> = 10 mA	-40°C to +85°C			9.5	Ω
		Refer to On-Resistance	-40°C to +125°C			9.8	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.13		Ω
$\Delta R_{ON}$	On-resistance matching between channels	I <sub>SD</sub> = 10 mA	-40°C to +85°C			0.4	Ω
	Chamicis	Refer to On-Resistance	-40°C to +125°C			0.5	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		1.9		Ω
R <sub>ON</sub> FLAT	On-resistance flatness	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C		2		Ω
FLAI		Refer to On-Resistance	-40°C to +125°C		2.2	9.5 9.8 0.4 0.5 0.05 0.1 0.35 2 5.5 0.8	Ω
		V <sub>DD</sub> = 3.3 V	25°C	-0.05	±0.001	0.05	nA
	Source off leakage current <sup>(1)</sup>	Switch Off $V_D = 3 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 3 \text{ V}$ Refer to Off-Leakage Current	-40°C to +85°C	-0.1		0.1	nA
I <sub>S(OFF)</sub>			-40°C to +125°C	-0.5		0.5	nA
		V <sub>DD</sub> = 3.3 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On	-40°C to +85°C	-0.35		0.35	nA
I <sub>S(ON)</sub>		$V_D = V_S = 3 \text{ V} / 1 \text{ V}$ Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)						
V <sub>IH</sub>	Input logic high		-40°C to +125°C	1.35		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.8	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to 125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY	•		•			
	V gumbly gument	Logic inputs OV or F 5 V	25°C		0.003		μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			0.8	μΑ

<sup>(1)</sup> When  $V_S$  is 3 V,  $V_D$  is 1 V, and vice versa.



## Electrical Characteristics ( $V_{DD}$ = 3.3 V ±10 %) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 3.3$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	IIC CHARACTERISTICS	ı	1			1	
		V <sub>S</sub> = 2 V	25°C		14		ns
t <sub>TRAN</sub>	Switching time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			20	ns
		Refer to Transition Time	-40°C to +125°C			21	ns
		V <sub>S</sub> = 2 V	25°C		9		ns
t <sub>OPEN</sub>	Break before make time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
$Q_{\mathbb{C}}$	Charge Injection	$V_D = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		-6		рС
0		R <sub>L</sub> = 50 Ω, C <sub>L</sub> = 5 pF f = 1 MHz Refer to Off Isolation	25°C		<del>-</del> 65		dB
O <sub>ISO</sub>	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		<b>–45</b>		dB
V	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-65		dB
X <sub>TALK</sub>	Ciosstaik	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Crosstalk	25°C		<b>–45</b>		dB
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$ Refer to Bandwidth	25°C		250		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		6		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		20		pF



## 6.7 Electrical Characteristics ( $V_{DD} = 1.8 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25$ °C,  $V_{DD} = 1.8$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALO	G SWITCH						-
		$V_S = 0 \text{ V to } V_{DD}$	25°C		40		Ω
$R_{ON}$	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			80	Ω
		Refer to On-Resistance	-40°C to +125°C			80	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.4		Ω
$\Delta R_{\text{ON}}$	On-resistance matching between channels	I <sub>SD</sub> = 10 mA	-40°C to +85°C			1.5	Ω
	Chamicis	Refer to On-Resistance	-40°C to +125°C			1.5	Ω
		V <sub>DD</sub> = 1.98 V	25°C	-0.05	±0.003	0.05	nA
	0(1)	Switch Off	-40°C to +85°C	-0.1		0.1	nA
I <sub>S(OFF)</sub>	Source off leakage current <sup>(1)</sup>	$V_D = 1.62 \text{ V} / 1 \text{ V}$ $V_S = 1 \text{ V} / 1.62 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
		V <sub>DD</sub> = 1.98 V	25°C	-0.1	±0.005	0.1	nA
$I_{D(ON)}$	Channel on leakage current	Switch On $V_D = V_S = 1.62 \text{ V} / 1 \text{ V}$ Refer to On-Leakage Current	-40°C to +85°C	-0.5		0.5	nA
I <sub>S(ON)</sub>			-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)		•				•
V <sub>IH</sub>	Input logic high		-40°C to +125°C	1.07		5.5	V
V <sub>IL</sub>	Input logic low		-40°C to +125°C	0		0.68	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWER	SUPPLY						
	V gumbly gument	Logic inputs OV or F 5 V	25°C		0.001		μA
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			0.85	μΑ

<sup>(1)</sup> When  $\rm V_S$  is 1.62 V,  $\rm V_D$  is 1 V, and vice versa.



## Electrical Characteristics ( $V_{DD}$ = 1.8 V ±10 %) (continued)

at  $T_A = 25$ °C,  $V_{DD} = 1.8$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	MIC CHARACTERISTICS						
		V <sub>S</sub> = 1 V	25°C		28		ns
t <sub>TRAN</sub>	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			44	ns
		Refer to Transition Time	-40°C to +125°C			44	ns
		V <sub>S</sub> = 1 V	25°C		16		ns
t <sub>OPEN</sub>	Break before make time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
$Q_{\mathbb{C}}$	Charge Injection	$V_D = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		-3		рС
	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		-65		dB
O <sub>ISO</sub>		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		-45		dB
V	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Crosstalk	25°C		-65		dB
X <sub>TALK</sub>		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Crosstalk	25°C		<b>–</b> 45		dB
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		250		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		6		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		20		pF



## 6.8 Electrical Characteristics ( $V_{DD} = 1.2 \text{ V} \pm 10 \text{ \%}$ )

at  $T_A = 25$ °C,  $V_{DD} = 1.2$  V (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
ANALC	G SWITCH						
		$V_S = 0 \text{ V to } V_{DD}$	25°C		70		Ω
R <sub>ON</sub>	On-resistance	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			105	Ω
		Refer to On-Resistance	-40°C to +125°C			105	Ω
		$V_S = 0 \text{ V to } V_{DD}$	25°C		0.4		Ω
$\Delta R_{ON}$	On-resistance matching between channels	$I_{SD} = 10 \text{ mA}$	-40°C to +85°C			1.5	Ω
	Charlies	Refer to On-Resistance	-40°C to +125°C			1.5	Ω
	Source off leakage current <sup>(1)</sup>	V <sub>DD</sub> = 1.32 V	25°C	-0.05	±0.003	0.05	nA
		Switch Off	-40°C to +85°C	-0.1		0.1	nA
I <sub>S(OFF)</sub>		$V_D = 1 \text{ V} / 0.8 \text{ V}$ $V_S = 0.8 \text{ V} / 1 \text{ V}$ Refer to Off-Leakage Current	-40°C to +125°C	-0.5		0.5	nA
I <sub>D(ON)</sub>	Channel on leakage current	V <sub>DD</sub> = 1.32 V	25°C	-0.1	±0.005	0.1	nA
		Switch On	-40°C to +85°C	-0.5		0.5	nA
I <sub>S(ON)</sub>		$V_D = V_S = 1 \text{ V} / 0.8 \text{ V}$ Refer to On-Leakage Current	-40°C to +125°C	-2		2	nA
LOGIC	INPUTS (SEL)		<del></del>	•			
V <sub>IH</sub>	Input logic high		-40°C to +125°C	0.96		5.5	V
$V_{IL}$	Input logic low		-40°C to +125°C	0		0.36	V
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		25°C		±0.005		μΑ
I <sub>IH</sub> I <sub>IL</sub>	Input leakage current		-40°C to +125°C			±0.05	μΑ
C <sub>IN</sub>	Logic input capacitance		25°C		1		pF
C <sub>IN</sub>	Logic input capacitance		-40°C to +125°C			2	pF
POWE	R SUPPLY						
	V supply surrent	Logic inputs OV or F 5 V	25°C		0.003		μΑ
I <sub>DD</sub>	V <sub>DD</sub> supply current	Logic inputs = 0 V or 5.5 V	-40°C to +125°C			0.7	μΑ
	•						

<sup>(1)</sup> When  $V_{\mbox{\scriptsize S}}$  is 1 V,  $V_{\mbox{\scriptsize D}}$  is 0.8 V, and vice versa.



## Electrical Characteristics (V<sub>DD</sub> = 1.2 V ±10 %) (continued)


at  $T_A = 25$ °C,  $V_{DD} = 1.2 \text{ V}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	TA	MIN	TYP	MAX	UNIT
DYNAN	IIC CHARACTERISTICS		1			1	
		V <sub>S</sub> = 1 V	25°C		55		ns
t <sub>TRAN</sub>	Transition time between channels	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C			190	ns
		Refer to Transition Time	-40°C to +125°C			190	ns
		V <sub>S</sub> = 1 V	25°C		28		ns
t <sub>OPEN</sub>	Break before make time	$R_L = 200 \Omega, C_L = 15 pF$	-40°C to +85°C	1			ns
(BBM)		Refer to Break-Before-Make	-40°C to +125°C	1			ns
Q <sub>C</sub>	Charge Injection	$V_D = 1 V$ $R_S = 0 \Omega$ , $C_L = 1 nF$ Refer to Charge Injection	25°C		-2		рС
	Off Isolation	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 1 MHz Refer to Off Isolation	25°C		<del>-</del> 65		dB
O <sub>ISO</sub>		$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Off Isolation	25°C		<b>–</b> 45		dB
V	Crosstelli	$R_L = 50 \ \Omega, \ C_L = 5 \ \text{pF}$ $f = 1 \ \text{MHz}$ $\text{Refer to Crosstalk}$			-65		dB
X <sub>TALK</sub>	Crosstalk	$R_L = 50 \Omega$ , $C_L = 5 pF$ f = 10 MHz Refer to Crosstalk	25°C		<b>–</b> 45		dB
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 5 pF$	25°C		250		MHz
C <sub>SOFF</sub>	Source off capacitance	f = 1 MHz	25°C		6		pF
C <sub>SON</sub> C <sub>DON</sub>	On capacitance	f = 1 MHz	25°C		20		pF




#### 6.9 Typical Characteristics

at  $T_A = 25$ °C,  $V_{DD} = 5$  V (unless otherwise noted)




## TEXAS INSTRUMENTS

#### Typical Characteristics (接下页)





## Typical Characteristics (接下页)





#### 7 Parameter Measurement Information

#### 7.1 On-Resistance

The on-resistance of a device is the ohmic resistance between the source (Sx) and drain (D) pins of the device. The on-resistance varies with input voltage and supply voltage. The symbol  $R_{ON}$  is used to denote on-resistance. The measurement setup used to measure  $R_{ON}$  is shown in 8 16. Voltage (V) and current ( $I_{SD}$ ) are measured using this setup, and  $R_{ON}$  is computed with  $R_{ON} = V / I_{SD}$ :




图 16. On-Resistance Measurement Setup

#### 7.2 Off-Leakage Current

Source leakage current is defined as the leakage current flowing into or out of the source pin when the switch is off. This current is denoted by the symbol  $I_{S(OFF)}$ .

The setup used to measure off-leakage current is shown in <a>8</a> 17.




图 17. Off-Leakage Measurement Setup



#### 7.3 On-Leakage Current

Source on-leakage current is defined as the leakage current flowing into or out of the source pin when the switch is on. This current is denoted by the symbol  $I_{S(ON)}$ .

Drain on-leakage current is defined as the leakage current flowing into or out of the drain pin when the switch is on. This current is denoted by the symbol  $I_{D(ON)}$ .

Either the source pin or drain pin is left floating during the measurement.  $\boxtimes$  18 shows the circuit used for measuring the on-leakage current, denoted by  $I_{S(ON)}$  or  $I_{D(ON)}$ .




图 18. On-Leakage Measurement Setup

#### 7.4 Transition Time

Transition time is defined as the time taken by the output of the device to rise or fall 10% after the address signal has risen or fallen past the logic threshold. The 10% transition measurement is utilized to provide the timing of the device. System level timing can then account for the time constant added from the load resistance and load capacitance. 
■ 19 shows the setup used to measure transition time, denoted by the symbol t<sub>TRANSITION</sub>.




图 19. Transition-Time Measurement Setup



#### 7.5 Break-Before-Make

Break-before-make delay is a safety feature that prevents two inputs from connecting when the device is switching. The output first breaks from the on-state switch before making the connection with the next on-state switch. The time delay between the *break* and the *make* is known as break-before-make delay. 

20 shows the setup used to measure break-before-make delay, denoted by the symbol t<sub>OPEN/BBM</sub>.




图 20. Break-Before-Make Delay Measurement Setup

#### 7.6 Charge Injection

The TMUX1119 has a transmission-gate topology. Any mismatch in capacitance between the NMOS and PMOS transistors results in a charge injected into the drain or source during the falling or rising edge of the gate signal. The amount of charge injected into the source or drain of the device is known as charge injection, and is denoted by the symbol  $Q_C$ . 21 shows the setup used to measure charge injection from Drain (D) to Source (Sx).




图 21. Charge-Injection Measurement Setup



#### 7.7 Off Isolation

Off isolation is defined as the ratio of the signal at the drain pin (D) of the device when a signal is applied to the source pin (Sx) of an off-channel. 22 shows the setup used to measure, and the equation used to calculate off isolation.




图 22. Off Isolation Measurement Setup

Off Isolation = 
$$20 \cdot \text{Log}\left(\frac{V_{\text{OUT}}}{V_{\text{S}}}\right)$$
 (1)

#### 7.8 Crosstalk

Crosstalk is defined as the ratio of the signal at the drain pin (D) of a different channel, when a signal is applied at the source pin (Sx) of an on-channel. ₹ 23 shows the setup used to measure, and the equation used to calculate crosstalk.




图 23. Crosstalk Measurement Setup

Channel-to-Channel Crosstalk = 
$$20 \cdot Log \left( \frac{V_{OUT}}{V_{S}} \right)$$
 (2)



#### 7.9 Bandwidth

Bandwidth is defined as the range of frequencies that are attenuated by less than 3 dB when the input is applied to the source pin (Sx) of an on-channel, and the output is measured at the drain pin (D) of the device. 24 shows the setup used to measure bandwidth.




图 24. Bandwidth Measurement Setup



#### 8 Detailed Description

#### 8.1 Overview

The TMUX1119 is an 2:1, 1-ch. (SPDT), analog switch where the input is controlled with a single select (SEL) control pin.

#### 8.2 Functional Block Diagram




图 25. TMUX1119 Functional Block Diagram

#### 8.3 Feature Description

#### 8.3.1 Bidirectional Operation

The TMUX1119 conducts equally well from source (Sx) to drain (D) or from drain (D) to source (Sx). The device has very similar characteristics in both directions and supports both analog and digital signals.

#### 8.3.2 Rail to Rail Operation

The valid signal path input/output voltage for TMUX1119 ranges from GND to  $V_{DD}$ .

#### 8.3.3 1.8 V Logic Compatible Inputs

The TMUX1119 has 1.8-V logic compatible control for the logic control input (SEL). The logic input threshold scales with supply but still provide 1.8-V logic control when operating at 5.5 V supply voltage. 1.8-V logic level inputs allow the TMUX1119 to interface with processors that have lower logic I/O rails and eliminates the need for an external translator, which saves both space and BOM cost. For more information on 1.8 V logic implementations refer to Simplifying Design with 1.8 V logic Muxes and Switches

#### 8.3.4 Fail-Safe Logic

The TMUX1119 supports Fail-Safe Logic on the control input pin (SEL) allowing for operation up to 5.5 V, regardless of the state of the supply pin. This feature allows voltages on the control pin to be applied before the supply pin, protecting the device from potential damage. Fail-Safe Logic minimizes system complexity by removing the need for power supply sequencing on the logic control pins. For example, the Fail-Safe Logic feature allows the select pin of the TMUX1119 to be ramped to 5.5 V while  $V_{DD} = 0$  V. Additionally, the feature enables operation of the TMUX1119 with  $V_{DD} = 1.2$  V while allowing the select pin to interface with a logic level of another device up to 5.5 V.



#### Feature Description (接下页)

#### 8.3.5 Ultra-low Leakage Current

The TMUX1119 provides extremely low on-leakage and off-leakage currents. The TMUX1119 is capable of switching signals from high source-impedance inputs into a high input-impedance op amp with minimal offset error because of the ultra-low leakage currents. ₹ 26 shows typical leakage currents of the TMUX1119 versus temperature.




图 26. Leakage Current vs Temperature

#### 8.3.6 Ultra-low Charge Injection

The TMUX1119 has a transmission gate topology, as shown in **27**. Any mismatch in the stray capacitance associated with the NMOS and PMOS causes an output level change whenever the switch is opened or closed.




图 27. Transmission Gate Topology



#### Feature Description (接下页)

The TMUX1119 has special charge-injection cancellation circuitry that reduces the drain-to-source charge injection to -6 pC at  $V_D = 1$  V as shown in  $\boxtimes$  28.




图 28. Charge Injection vs Drain Voltage

#### 8.4 Device Functional Modes

The select (SEL) pin of the TMUX1119 controls which switch is connected to the drain of the device. When a given input is not selected, that source pin is in high impedance mode (HI-Z). The control pins can be as high as 5.5 V.

#### 8.5 Truth Tables

#### 表 1. TMUX1119 Truth Table

CONTROL LOGIC (SEL)	Selected Source (Sx) Connected To Drain (D) Pin
0	S1
1	S2



#### 9 Application and Implementation

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TMUX11xx family offers ulta-low input/output leakage currents and low charge injection. These devices operate up to 5.5 V, and offer true rail-to-rail input and output of both analog and digital signals. The TMUX1119 has a low on-capacitance which allows faster settling time when multiplexing inputs in the time domain. These features make the TMUX11xx devices a family of precision, high-performance switches and multiplexers for low-voltage applications.

#### 9.2 Typical Application

₹ 29 shows an ultrasonic gas meter front end. The ultrasonic front end design utilizes time of flight (TOF) measurement to determine the amount of gas flowing in a pipe. The circuit utilizes the MSP430FR5994, two ultra low power operational amplifiers, OPA835 and OPA836, along with two TMUX1119, 2:1 precision switches.




图 29. Ultrasonic Gas Meter System

#### 9.3 Design Requirements

For this design example, use the parameters listed in 表 2.

#### 表 2. Design Parameters

PARAMETERS	VALUES			
Supply (V <sub>DD</sub> )	5 V			
I/O signal range	0 V to V <sub>DD</sub> (Rail to Rail)			
Control logic thresholds	1.8 V compatible			
Single-shot standard deviation (STD)	<2 ns			
Zero-flow drift (ZFD)	<1 ns			



#### 9.4 Detailed Design Procedure


The TMUX1119 can be operated without any external components except for the supply decoupling capacitors. All inputs passing through the switch must fall within the recommend operating conditions of the TMUX1119, including signal range and continuous current. For this design with a supply of 5 V the signal range can be 0 V to 5 V, and the max continuous current can be 30 mA.

The TMUX1119 device is a bidirectional, single-pole double-throw (SPDT) switch that offers low on-resistance, low leakage, and low power. These features make this device suitable for portable and power sensitive applications such as ultrasonic gas metering systems. The two TMUX1119 devices are used to switch the transmission and reception signals from the MCU to the two transceivers in an efficient manner without distortion. Exceptional on-resistance flatness, leakage performance, and charge injection allows the TMUX1119 to be utilized in place of the TS5A9411 in *Ultrasonic Gas Meter Front-End With MSP430<sup>TM</sup> Reference Design*. For a more detailed analysis of the entire system refer to the *reference design*.

#### 9.5 Application Curve

The TMUX1119 is capable of switching signals with minimal distortion because of the ultra-low leakage currents and excellent On-resistance flatness. 

⊠ 30 shows how the on-resistance fo the TMUX1119 varies with different supply voltages.



 $T_A = 25^{\circ}C$ 

图 30. On-Leakage vs Source or Drain Voltage

#### 10 Power Supply Recommendations

The TMUX1119 operates across a wide supply range of 1.08 V to 5.5 V. Do not exceed the absolute maximum ratings because stresses beyond the listed ratings can cause permanent damage to the devices.

Power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{DD}$  supply to other components. Good power-supply decoupling is important to achieve optimum performance. For improved supply noise immunity, use a supply decoupling capacitor ranging from 0.1  $\mu$ F to 10  $\mu$ F from  $V_{DD}$  to ground. Place the bypass capacitors as close to the power supply pins of the device as possible using low-impedance connections. TI recommends using multi-layer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.



#### 11 Layout

#### 11.1 Layout Guidelines

#### 11.1.1 Layout Information

When a PCB trace turns a corner at a 90° angle, a reflection can occur. A reflection occurs primarily because of the change of width of the trace. At the apex of the turn, the trace width increases to 1.414 times the width. This increase upsets the transmission-line characteristics, especially the distributed capacitance and self–inductance of the trace which results in the reflection. Not all PCB traces can be straight and therefore some traces must turn corners. 8 31 shows progressively better techniques of rounding corners. Only the last example (BEST) maintains constant trace width and minimizes reflections.




图 31. Trace Example

Route high-speed signals using a minimum of vias and corners which reduces signal reflections and impedance changes. When a via must be used, increase the clearance size around it to minimize its capacitance. Each via introduces discontinuities in the signal's transmission line and increases the chance of picking up interference from the other layers of the board. Be careful when designing test points, throughhole pins are not recommended at high frequencies.

图 32 illustrates an example of a PCB layout with the TMUX1119. Some key considerations are:

- Decouple the V<sub>DD</sub> pin with a 0.1-µF capacitor, placed as close to the pin as possible. Make sure that the
  capacitor voltage rating is sufficient for the V<sub>DD</sub> supply.
- Keep the input lines as short as possible.
- Use a solid ground plane to help reduce electromagnetic interference (EMI) noise pickup.
- Do not run sensitive analog traces in parallel with digital traces. Avoid crossing digital and analog traces if possible, and only make perpendicular crossings when necessary.

#### 11.2 Layout Example




图 32. TMUX1119 Layout Example



#### 12 器件和文档支持

#### 12.1 文档支持

#### 12.1.1 相关文档

德州仪器 (TI), 《采用 MSP430™ 的超声波燃气表前端参考设计》。

德州仪器 (TI), 《真差分 4 x 2 多路复用器、模拟前端、同步采样 ADC 电路》。

德州仪器 (TI), 《使用低 CON 多路复用器改善稳定性问题》。

德州仪器 (TI), 《使用 1.8V 逻辑多路复用器和开关简化设计》。

德州仪器 (TI), 《利用关断保护信号开关消除电源排序》。

德州仪器 (TI), 《高电压模拟多路复用器的系统级保护》。

德州仪器 (TI), 《QFN/SON PCB 连接》。

德州仪器 (TI), 《四方扁平封装无引线逻辑封装》。

#### 12.2 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件,以及立即订购快速访问。

#### 12.3 接收文档更新通知

要接收文档更新通知,请导航至 ti.com. 上的器件产品文件夹。单击右上角的*通知我*进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 12.4 社区资源

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.5 商标

E2E is a trademark of Texas Instruments.

#### 12.6 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序,可 能会损坏集成电路。



🗱 ESD 的损坏小至导致微小的性能降级,大至整个器件故障。 精密的集成电路可能更容易受到损坏,这是因为非常细微的参数更改都可 能会导致器件与其发布的规格不相符。

#### 12.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 13 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。



#### PACKAGE OPTION ADDENDUM

10-Dec-2020

#### **PACKAGING INFORMATION**

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TMUX1119DBVR	ACTIVE	SOT-23	DBV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	26HT	Samples
TMUX1119DCKR	ACTIVE	SC70	DCK	6	3000	RoHS & Green	NIPDAU   NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	1DF	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.





10-Dec-2020

## PACKAGE MATERIALS INFORMATION

www.ti.com 5-Jun-2020

#### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TMUX1119DBVR	SOT-23	DBV	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TMUX1119DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

www.ti.com 5-Jun-2020




#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TMUX1119DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TMUX1119DCKR	SC70	DCK	6	3000	180.0	180.0	18.0

## DCK (R-PDSO-G6)

## PLASTIC SMALL-OUTLINE PACKAGE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



## DCK (R-PDSO-G6)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.





SMALL OUTLINE TRANSISTOR



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


  2. This drawing is subject to change without notice.

  3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.

- 4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation. 5. Refernce JEDEC MO-178.



SMALL OUTLINE TRANSISTOR




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### 重要声明和免责声明

TI 提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他安全、安保或其他要求。这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款 (https://www.ti.com.cn/zh-cn/legal/termsofsale.html) 或 ti.com.cn 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码:200122 Copyright © 2021 德州仪器半导体技术(上海)有限公司

## **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Analogue Switch ICs category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

FSA3051TMX NLX2G66DMUTCG NS5A4684SMNTAG NLAS5123MNR2G PI5A4157CEX PI5A4599BCEX PI5A3167CCEX SLAS3158MNR2G PI5A392AQE NLASTV4599DFT2G WAS4642Q-24/TR WAS4766C-9/TR WAS7227Q-10/TR WAS4646C-36/TR WAS4735Q-16/TR BL1532TQFN CH483M TMUX7236RUMR MS3494 ADG1411YCPZ-REEL AW35742FCR AW35647CSR AW35710QNR RS2117HYUTQK10 RS2260XTQW16-Q1 RS553YUC9 LMTP3NHA-J64 TMUX7412FRRPR TMUX7209RUMR TMUX6236RUMR CH448F CD4067 CD4051BLQ/TR 74HC4051LQ/TR 74HC4052LQ/TR TMUX6219DGKRQ1 PI3A3899ZTAEX PI3A27518ZDEX DIA3000QN10 DIO3402WL12 TC74VHC4051AF(EK,F DIO1466LN16 CD4067PW(LX) 74HC4067PW(LX) CD4067BM(LX) HWS526 TMUX6201RQXR TMUX6208RUMR TMUX6202RQXR NC7SB3157P6X