











TLC59116-Q1

ZHCSEQ9A - MARCH 2016 - REVISED MARCH 2016

TLC59116-Q1 16 通道 FM+ I²C 总线恒流 LED 灌电流驱动器

特性

- 16 个发光二极管 (LED) 驱动器 (每个输出均可通 过编程设定为关闭、开启、可编程的 LED 亮度或 者可编程的组合式调光和闪烁(各 LED 亮度混 合))
- 16 条恒流输出通道
- 256 色阶(8位)线性可编程亮度范围,对应的 LED 输出从完全关闭(默认)到最大亮度(采用 97kHz 的脉宽调制 (PWM) 信号)
- 256 色阶组合式亮度控制支持通用调光 [采用 190Hz PWM 信号,从完全关闭到最大亮度(默 认) 1
- 256 色阶组合式闪烁, 频率可在 24Hz 至 10.73s 范围内编程设定,占空比范围为0%至99.6%
- 四个硬件地址引脚支持 14 个 TLC59116-Q1 器件 连接至同一条 I2C 总线
- 四个可通过软件编程设定的 I²C 总线地址(一个 LED 组合式调用地址和三个 LED 子调用地址)支 持以任意组合同时寻址多组器件
- 软件复位功能(SWRST 调用)支持通过 I^2C 总线 复位器件
- 多达 14 个可通过硬件调节的独立 I^2C 总线地址, 这样便可对每个器件进行编程设定
- 负载开路和过热检测模式,用于检测各个 LED 故
- 可通过编程在收到应答命令或停止命令时更改输出 状态以逐字节更新输出或同时更新全部输出(默认 在收到停止命令时更改)
- 可通过外部电阻调节输出电流
- 恒定输出电流范围: 5mA 至 120mA
- 最大输出电压: 17V
- 25MHz 内部振荡器,无需外部组件
- 1MHz 快速模式 Plus (FMT) 兼容 I²C 总线接 口,SDA 输出具有 30mA 高驱动能力,用于驱动 高容性总线
- 内部上电复位
- SCL 和 SDA 输入端装有噪声滤波器
- 上电时无毛刺脉冲
- 低电平有效复位
- 支持热插入
- 低待机电流
- 3.3V 或 5V 电源电压

- 5.5V 耐压输入
- 28 引脚薄型紧缩小尺寸封装 (TSSOP) (PW-28)
- 运行温度范围: -40°C 至 +105°C

2 应用

- 通用 LED 照明 应用
- 中控台按钮背光
- 仪表板指示灯背光

3 说明


TLC59116-Q1 是一款 I2C 总线控制的 16 通道 LED 驱 动器,它针对红色/绿色/蓝色/琥珀色 (RGBA) 混合和背 光应用进行了优化。每个 LED 输出都拥有自己的 8 位 分辨率(256色阶)、固定频率、独立 PWM 控制器 (工作频率为 97kHz) 和可调节占空比 (0% 至 99.6%) 。

器件信息(1)

部件号	封装	封装尺寸(标称值)
TLC59116-Q1	TSSOP (28)	9.70mm x 4.40mm

(1) 要了解所有可用封装,请见数据表末尾的可订购产品附录。

TLC59116-Q1 典型应用





		目录			
1 2 3 4 5 6 7	特性	1 1 2 3 4 5 5 5 5 5 6 7 9	10 11 12	9.3 Feature Description	15 22 30 31 33 33 33 34 35 35
8 9	Parameter Measurement Information	2	44	13.3 商标	35 35 35
	5.2 I diletional block blagfall	_	14	机械、封装和可订购信息	3

4 修订历史记录

注: 之前版本的页码可能与当前版本有所不同。

Changes from Original (March 2016) to Revision A					
•	已将器件状态从产品预览更改为量产数据		1		



5 说明 (续)

独立 PWM 控制器允许将每个 LED 设置为特定的亮度值。附加的 8 位分辨率(256 色阶)组合式 PWM 控制器既具有 190Hz 的固定频率,又拥有可调节频率(24Hz 至每隔 10.73 秒一次)和可调节占空比(0% 至 99.6%)。组合式 PWM 控制器使用相同的值来调亮或调暗所有 LED。

每个 LED 输出均可设置为关闭、开启(无 PWM 控制)或其各自 PWM 控制器的值(独立 PWM 控制器的值和组合式 PWM 控制器的值)。

TLC59116-Q1 的工作电源电压范围为 3V 至 5.5V, 输出可耐受 17V 电压。LED 可直接连接至 TLC59116-Q1 器件输出。

可通过软件编程的 LED 组合式和三个子调用 I^2C 总线地址允许所有或定义的几组 TLC59116-Q1 器件响应同一 I^2C 总线地址,以实现例如同时开启或关闭颜色相同的 LED 或者跑马灯效果,从而以最大限度减少 I^2C 总线命令。


四个硬件地址引脚支持同一总线上连接 14 个器件。

软件复位 (SWRST) 调用允许主机通过 I²C 总线对 TLC59116-Q1 执行复位,该复位与上电复位 (POR) 一样会将寄存器初始化为默认状态,从而将输出设置为高电平(LED 关闭)。这样一来,便可以轻松快速地将所有器件寄存器重新配置为相同状态。



6 Pin Configuration and Functions

PW Package 28-Pin TSSOP Top View



Pin Functions

	PIN	I/O ⁽¹⁾	DECODURTION	
NO.	NAME	1/0 (1)		
1	REXT	ı	Input terminal used to connect an external resistor for setting up all output currents	
2	A0	I	Address input 0	
3	A1	I	Address input 1	
4	A2	I	Address input 2	
5	A3	1	Address input 3	
6	OUT0	0	Constant current output 0	
7	OUT1	0	Constant current output 1	
8	OUT2	0	Constant current output 2	
9	OUT3	0	Constant current output 3	
10	GND	_	Ground	
11	OUT4	0	Constant current output 4	
12	OUT5	0	Constant current output 5	
13	OUT6	0	Constant current output 6	
14	OUT7	0	Constant current output 7	
15	OUT8	0	Constant current output 8	
16	OUT9	0	Constant current output 9	
17	OUT10	0	Constant current output 10	
18	OUT11	0	Constant current output 11	
19	GND	_	Ground	
20	OUT12	0	Constant current output 12	
21	OUT13	0	Constant current output 13	
22	OUT14	0	Constant current output 14	
23	OUT15	0	Constant current output 15	
24	GND	_	Ground	
25	RESET	I	Active-low reset input	
26	SCL	I	Serial clock input	
27	SDA	I/O	Serial data input/output	
28	V _{CC}	_	Power supply	

(1) I/O = input and Output



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature (unless otherwise noted) (1)

		MIN	MAX	UNIT
V_{CC}	Supply voltage	0	7	٧
V_{I}	Input voltage	-0.4	$V_{CC} + 0.4$	٧
Vo	Output voltage	-0.5	20	٧
Io	Output current per channel		120	mA
TJ	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-55	150	°C

⁽¹⁾ Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
	Flootrootatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	\/
V _(ESD) Electrostatic discharge		Charged-device model (CDM), per AEC Q100-011	±1500	V

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation

				MIN	MAX	UNIT
V_{CC}	Supply voltage			3	5.5	V
V_{IH}	High-level input voltage	SCL, SDA, RESE	T, A0, A1, A2, A3	0.7 × V _{CC}	V _{CC}	V
V_{IL}	Low-level input voltage	SCL, SDA, RESE	T, A0, A1, A2, A3	0	0.3 × V _{CC}	V
Vo	Supply voltage to output pins	OUT0 to OUT15	OUT0 to OUT15		17	V
	Lour lovel output ourrent ainle	SDA	$V_{CC} = 3 V$		20	A
I _{OL}	Low-level output current sink	SDA	$V_{CC} = 5 V$		30	mA
Io	Output current per channel	OUT0 to OUT15	·	5	120	mA
T _A	Operating free-air temperature			-40	105	°C

7.4 Thermal Information

		TLC59116-Q1	
	THERMAL METRIC (1)	PW (TSSOP)	UNIT
		28 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	18.8	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	36	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	35.5	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	n/a	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.



7.5 Electrical Characteristics

 $V_{CC} = 3 \text{ V to } 5.5 \text{ V}, T_A = -40^{\circ}\text{C to } +105^{\circ}\text{C} \text{ (unless otherwise noted)}$

	PARAMETER		TES	T CONDITIONS	MIN	TYP (1)	MAX	UNIT
l _l	Input / output leakage current	SCL, SDA, A0, A1, A2, A3, RESET	V _I = V _{CC} or GNE)			±0.3	μΑ
	Output leakage current	OUT0 to OUT15	$V_{O} = 17 \text{ V}, T_{J} =$	25°C			0.5	μΑ
V_{POR}	Power-on reset voltage					2.5		V
	I ave lavel avetavet avenuent	CDA	$V_{CC} = 3 \text{ V}, V_{OL} =$	= 0.4 V	20			Λ
l _{OL}	Low-level output current	SDA	$V_{CC} = 5 \text{ V}, V_{OL} =$	= 0.4 V	30			mA
I _{O(1)}	Output current 1	OUT0 to OUT15	$V_O = 0.6 \text{ V}, R_{ext}$	= 720 Ω, CG = 0.992 ⁽²⁾		26		mA
	Output current error	OUT0 to OUT15	$I_{O} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.6 V, R_{ext} = 720 Ω ,			±10%	
	Output channel to channel current error	OUT0 to OUT15	$I_{O} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.6 V, R_{ext} = 720 Ω ,			±6%	
I _{O(2)}	Output current 2	OUT0 to OUT15	$V_O = 0.8 \text{ V}, R_{ext}$	= 360 Ω, CG = 0.992 ⁽²⁾		52		mA
	Output current error	OUT0 to OUT15	$I_O = 52 \text{ mA}, V_O = T_J = 25^{\circ}\text{C}$	= 0.8 V, R_{ext} = 360 Ω ,			±8%	
	Output channel to channel current error	OUT0 to OUT15	$I_{O} = 52 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.8 V, R_{ext} = 360 Ω ,			±6%	
I _{OUT} vs	Output current vs output	OUTO 12 OUT45	$V_0 = 1 \text{ V to 3 V},$	I _O = 26 mA		±0.1		0/ 1/
V _{OUT}	voltage regulation	OUT0 to OUT15	$V_O = 3 \text{ V to } 5.5 \text{ V}, I_O = 26 \text{ mA to } 120 \text{ mA}$			±1		%/V
I _{OUT,Th1}	Threshold current 1 for error detection	OUT0 to OUT15	I _{OUT,target} = 26 mA			0.5 × I _{TARGET} %		
I _{OUT,Th2}	Threshold current 2 for error detection	OUT0 to OUT15	I _{OUT,target} = 52 mA			0.5 × I _{TARGET} %		
I _{OUT,Th3}	Threshold current 3 for error detection	OUT0 to OUT15	I _{OUT,target} = 104 mA			0.5 × I _{TARGET} %		
T _{SD}	Overtemperature shutdow	n ⁽³⁾			150	175	200	°C
T _{HYS}	Restart hysteresis					15		°C
C _i	Input capacitance	SCL, A0, A1, A2, A3, RESET	V _I = V _{CC} or GNE)		5		pF
C _{io}	Input / output capacitance	SDA	V _I = V _{CC} or GNE)		8		pF
				OUT0 to OUT15 = OFF, R _{ext} = Open			25	
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ = OFF, R _{ext} = 720 Ω			29	
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}}$ = OFF, R _{ext} = 360 Ω			32	mA
I_{CC}	Supply current		V _{CC} = 5.5 V	$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{OFF}$, $R_{\text{ext}} = 180 \ \Omega$			37	
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{ON}$, $R_{\text{ext}} = 720 \ \Omega$			29	
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{ON}$, $R_{\text{ext}} = 360 \ \Omega$			32	
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT15}} = \text{ON}$, $R_{\text{ext}} = 180 \ \Omega$			37	

⁽¹⁾ All typical values are at T_A = 25°C.
(2) CG is the Current Gain and is defined in Table 13.
(3) Specified by design



7.6 Timing Requirements

 $T_{\Delta} = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$

		I ² C BUS	MIN	MAX	UNIT
² C INTERF	FACE				
		STANDARD MODE	0	100	
SCL	SCL clock frequency ⁽¹⁾	FAST MODE	0	400	kHz
		FAST MODE PLUS	0	1000	
	20.5	STANDARD MODE	4.7		
t _{BUF}	I ² C Bus free time between Stop and Start conditions	FAST MODE	1.3		μs
	Conditions	FAST MODE PLUS	0.5		
		STANDARD MODE	4		
HD;STA	Hold time (repeated) Start condition	FAST MODE	0.6		μs
		FAST MODE PLUS	0.26		
		STANDARD MODE	4.7		
SU;STA	Set-up time for a repeated Start condition	FAST MODE	0.6		μs
•		FAST MODE PLUS	0.26		
		STANDARD MODE	4		
su:sto	Set-up time for Stop condition	FAST MODE	0.6		μs
,		FAST MODE PLUS	0.26		•
		STANDARD MODE	0		
t _{HD;DAT}	Data hold time	FAST MODE	0		ns
		FAST MODE PLUS	0		
		STANDARD MODE	0.3	3.45	
VD;ACK	PACK Data valid acknowledge time (2)	FAST MODE	0.1	0.9	μs
·VD;ACK		FAST MODE PLUS	0.05	0.45	
		STANDARD MODE	0.3	3.45	
VD;DAT	Data valid time (3)	FAST MODE	0.1	0.9	μs
,		FAST MODE PLUS	0.05	0.45	
		STANDARD MODE	250		
SU;DAT	Data set-up time	FAST MODE	100		ns
	·	FAST MODE PLUS	50		
		STANDARD MODE	4.7		
LOW	Low period of SCL clock	FAST MODE	1.3		μs
	·	FAST MODE PLUS	0.5		•
		STANDARD MODE	4		
HIGH	High period of SCL clock	FAST MODE	0.6		μs
-		FAST MODE PLUS	0.26		•
		STANDARD MODE		300	
f	Fall time of both SDA and SCL signals (4) (5)	FAST MODE	20+0.1C _b ⁽⁶⁾	300	ns
	J	FAST MODE PLUS		120	
		STANDARD MODE		1000	
t _r	Rise time of both SDA and SCL signals	FAST MODE	20+0.1C _b ⁽⁶⁾	300	ns
	Nise time of both ODA and OOL signals	FAST MODE PLUS	- D	120	ns

⁽¹⁾ The TLC59116-Q1 does not have a self timeout on the I²C Bus. The Master can issue a reset if needed.

⁽²⁾ t_{VD;ACK} = time for ACK signal from SCL low to SDA (out) low.

⁽³⁾ $t_{VD;DAT}$ = minimum time for SDA data out to be valid following SCL low.

⁽⁴⁾ A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V_{IL} of the SCL signal) in order to bridge the undefined region of the SCL falling edge.

⁽⁵⁾ The maximum t_i for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time (t_i) for the SDA output stage is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t_i.

⁽⁶⁾ $C_b = Total capacitance of one bus line in pF$



Timing Requirements (continued)


 $T_{\Delta} = -40^{\circ}\text{C} \text{ to } +105^{\circ}\text{C}$

		I ² C BUS	MIN MAX	UNIT
		STANDARD MODE	50	
t _{SP}	Pulse width of spikes that must be suppressed by the input filter ⁽⁷⁾	FAST MODE	50	ns
	Suppressed by the input inter	FAST MODE PLUS	50	
RESET				
		STANDARD MODE	10	
t_{W}	Reset pulse width	FAST MODE	10	ns
		FAST MODE PLUS	10	
		STANDARD MODE	0	
t _{REC}	Reset recovery time	FAST MODE	0	ns
		FAST MODE PLUS	0	
t _{RESET}		STANDARD MODE	400	
	Time to reset (8) (9)	FAST MODE	400	ns
		FAST MODE PLUS	400	

- Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns. Resetting the device while actively communicating on the bus may cause glitches or errant Stop conditions. Upon reset, the full delay will be the sum of t_{RESET} and the RC time constant of the SDA bus.
- (8) (9)



7.7 Typical Characteristics





8 Parameter Measurement Information




Figure 5. Reset Timing




Figure 6. Definition of Timing





Figure 7. I²C Bus Timing



Parameter Measurement Information (continued)



NOTE:

- R_L = Load resistance for SDA and SCL; should be >1 k Ω at 3-mA or lower current
- C_L = Load capacitance; includes jig and probe capacitance
- R_T = Termination resistance; should be equal to the output impedance (Z_O) of the pulse generator

Figure 8. Test Circuit for Switching Characteristics




9 Detailed Description

9.1 Overview

The TLC59116-Q1 is an I²C Bus controlled 16-channel LED driver that is optimized for red/green/blue/amber (RGBA) color mixing and backlight application. Each LED output has its own 8-bit resolution (256 steps) fixed-frequency individual PWM controller that operates at 97-kHz, with a duty cycle that is adjustable from 0% to 99.6%. The individual PWM controller allows each LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of 190-Hz and an adjustable frequency between 24-Hz to once every 10.73 seconds, with a duty cycle that is adjustable from 0% to 99.6%. The group PWM controller dims or blinks all LEDs with the same value.

9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Open-Circuit Detection

The TLC59116-Q1 LED open-circuit detection compares the effective current level I_{OUT} with the open load detection threshold current $I_{OUT,Th}$. If I_{OUT} is below the threshold $I_{OUT,Th}$ the TLC59116-Q1 detects an open load condition. This error status can be read out as an error flag through the registers EFLAG1 and EFLAG2.

For open-circuit error detection, a channel must be on and the PWM must be off. See Table 1.



Feature Description (continued)

Table 1. Open-Circuit Detection

STATE OF OUTPUT PORT	CONDITION OF OUTPUT CURRENT	ERROR STATUS CODE	MEANING
Off	I _{OUT} = 0 mA	0	Detection not possible
0.5	I _{OUT} < I _{OUT,Th} ⁽¹⁾	0	Open circuit
On	I _{OUT} ≥ I _{OUT,Th} ⁽¹⁾	Channel n error status bit 1	Normal

⁽¹⁾ $I_{OUT,Th} = 0.5 \times I_{OUT,target}$ (typical)

9.3.2 Overtemperature Detection and Shutdown

The TLC59116-Q1 LED is equipped with a global overtemperature sensor and 16 individual channel-selective overtemperature sensors.

- When the global sensor reaches the trip temperature, all output channels are shut down, and the error status is stored in the internal Error Status register of every channel. After shutdown, the channels automatically restart after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as the error status code in registers EFLAG1 and EFLAG2.
- When one of the channel-specific sensors reaches trip temperature, only the affected output channel is shut down, and the error status is stored only in the internal Error Status register of the affected channel. After shutdown, the channel automatically restarts after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as error status code in registers EFLAG1 and EFLAG2.

For channel-specific overtemperature error detection, a channel must be on.

The error flags of open-circuit and overtemperature are ORed to set the EFLAG1 and EFLAG2 registers.

The error status code because of overtemperature is reset when the host writes 1 to bit 7 of the MODE2 register. The host must write 0 to bit 7 of the MODE2 register to enable the overtemperature error flag. See Table 2.

Table 2. Overtemperature Detection (1)

STATE OF OUTPUT PORT	CONDITION	ERROR STATUS CODE	MEANING
On	$T_j < T_{j,trip}$ global	1	Normal
On → all channels Off	$T_j > T_{j,trip}$ global	All error status bits = 0	Global overtemperature
On	$T_j < T_{j,trip}$ channel n	1	Normal
On → Off	$T_j > T_{j,trip}$ channel n	Channel n error status bit = 0	Channel n overtemperature

⁽¹⁾ The global shutdown threshold temperature is approximately 170°C.

9.3.3 Power-On Reset (POR)

When power is applied to V_{CC} , an internal power-on reset holds the TLC59116-Q1 in a reset condition until V_{CC} reaches V_{POR} . At this point, the reset condition is released and the TLC59116-Q1 registers, and I^2C Bus state machine are initialized to their default states (all zeroes), causing all the channels to be deselected. Thereafter, V_{CC} must be lowered below 0.2 V to reset the device.

9.3.4 External Reset

A reset can be accomplished by holding the $\overline{\text{RESET}}$ pin low for a minimum of t_W . The TLC59116-Q1 registers and I^2C state machine are held in their default states until the $\overline{\text{RESET}}$ input is again high.

This input requires a pullup resistor to V_{CC} if no active connection is used.

9.3.5 Software Reset

The Software Reset Call (SWRST Call) allows all the devices in the I^2C Bus to be reset to the power-up state value through a specific I^2C Bus command.

The SWRST Call function is defined as the following:

1. A Start command is sent by the I²C Bus master.



- 2. The reserved SWRST I²C Bus address 1101 011 with the R/W bit set to 0 (write) is sent by the I²C Bus master.
- 3. The TLC59116-Q1 device(s) acknowledge(s) after seeing the SWRST Call address 1101 0110 (D6h) only. If the R/W bit is set to 1 (read), no acknowledge is returned to the I²C Bus master.
- 4. Once the SWRST Call address has been sent and acknowledged, the master sends two bytes with two specific values (SWRST data byte 1 and byte 2):
 - (a) Byte1 = A5h: the TLC59116-Q1 acknowledges this value only. If byte 1 is not equal to A5h, the TLC59116-Q1 does not acknowledge it.
 - (b) Byte 2 = 5Ah: the TLC59116-Q1 acknowledges this value only. If byte 2 is not equal to 5Ah, the TLC59116-Q1 does not acknowledge it.

If more than two bytes of data are sent, the TLC59116-Q1 does not acknowledge any more.

5. Once the correct two bytes (SWRST data byte 1 and byte 2 only) have been sent and correctly acknowledged, the master sends a Stop command to end the SWRST Call. The TLC59116-Q1 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time (t_{BUF}).

The I²C Bus master may interpret a non-acknowledge from the TLC59116-Q1 (at any time) as a SWRST Call Abort. The TLC59116-Q1 does not initiate a reset of its registers. This happens only when the format of the Start Call sequence is not correct.


9.3.6 Individual Brightness Control With Group Dimming/Blinking

A 97-kHz fixed-frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control the individual brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the four LED outputs):

- A lower 190-Hz fixed-frequency signal with programmable duty cycle (8 bits, 256 steps) provides a global brightness control.
- A programmable frequency signal from 24-Hz to 1/10.73 s (8 bits, 256 steps) provides a global blinking control. See Figure 9.





Resulting Brightness + Group Dimming Signal

NOTE:

- Minimum pulse width for LEDn brightness control is 40 ns.
- Minimum pulse width for group dimming is 20.48 μs.
- When M = 1 (GRPPWM register value), the resulting LEDn Brightness Control + Group Dimming signal has two pulses of the LED Brightness Control signal (pulse width = n x 40 ns, with n defined in the PWMx register).
- This resulting Brightness + Group Dimming signal shows a resulting control signal with M = 4 (8 pulses).

Figure 9. Brightness and Group Dimming Signals

9.4 Device Functional Modes

9.4.1 Active

Active mode occurs when one or more of the output channels is enabled.

9.4.2 Standby

Standby mode occurs when all output channels are disabled. Standby mode may be entered via I²C command or by pulling the RESET pin low.

9.5 Programming

9.5.1 Characteristics of the I²C Bus

The I²C Bus is for two-way two-line communication between different devices or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

9.5.1.1 Bit Transfer

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse as changes in the data line at this time will be interpreted as control signals (see Figure 10).






Figure 10. Bit Transfer

9.5.1.2 Start and Stop Conditions

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the Start condition (S). A low-to-high transition of the data line while the clock is high is defined as the Stop condition (P) (see Figure 11).




Figure 11. Start and Stop Conditions

9.5.1.3 Acknowledge

The number of data bytes transferred between the Start and the Stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a high level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse. See Figure 12.

A slave receiver that is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable low during the high period of the acknowledge related clock pulse; set-up time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line high to enable the master to generate a Stop condition. See Figure 13.






Figure 12. Acknowledge/Not Acknowledge on I²C Bus






Figure 13. Write to a Specific Register






See Table 4 for register definitions.

Figure 14. Write to All Registers Using Auto-Increment









Figure 15. Multiple Writes to Individual Brightness Registers Using Auto-Increment







Figure 16. Read All Registers Auto-Increment





- A. In this example, several TLC59116-Q1 devices are used, and the same Sequence A is sent to each of them.
- B. The ALLCALL bit in the MODE1 register is equal to 1 for this example.
- C. The OCH bit in the MODE2 register is equal to 1 for this example.

Figure 17. LED All Call I²C Bus Address Programming and LED All Call Sequence

9.5.2 System Configuration

A device generating a message is a transmitter; a device receiving is the receiver. The device that controls the message is the master and the devices that are controlled by the master are the slaves (see Figure 18).




Figure 18. System Configuration

9.5.3 Device Address

Following a Start condition, the bus master must output the address of the slave it is accessing.

9.5.4 Regular I²C Bus Slave Address

The I²C Bus slave address of the TLC59116-Q1 is shown in Figure 19. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low. For buffer management purposes, a set of sector information data should be stored.






Figure 19. Slave Address

The last bit of the address byte defines the operation to be performed. When set to logic 1, a read operation is selected. When set to logic 0, a write operation is selected.

9.5.5 LED All Call I²C Bus Address

- Default power-up value (ALLCALLADR register): D0h or 1101 000
- Programmable through I²C Bus (volatile programming)
- At power-up, LED All Call I²C Bus address is enabled. TLC59116-Q1 sends an ACK when D0h ($R/\overline{W} = 0$) or D1h ($R/\overline{W} = 1$) is sent by the master.

See LED All Call I2C Bus Address Register (ALLCALLADR) for more detail.

NOTE

The default LED All Call I^2C Bus address (D0h or 1101 000) must not be used as a regular I^2C Bus slave address, since this address is enabled at power-up. All the TLC59116-Q1 devices on the I^2C Bus will acknowledge the address if it is sent by the I^2C Bus master.



9.5.6 LED Sub Call I²C Bus Address

- Three different I²C Bus addresses can be used
- Default power-up values:
 - SUBADR1 register: D2h or 1101 001
 - SUBADR2 register: D4h or 1101 010
 - SUBADR3 register: D8h or 1101 100
- Programmable through I²C Bus (volatile programming)
- At power-up, Sub Call I²C Bus address is disabled. TLC59116-Q1 does not send an ACK when D2h ($R/\overline{W} = 0$) or D3h ($R/\overline{W} = 1$) or D4h ($R/\overline{W} = 0$) or D5h ($R/\overline{W} = 1$) or D8h ($R/\overline{W} = 0$) or D9h ($R/\overline{W} = 1$) is sent by the master.

See I2C Bus Subaddress Registers 1 to 3 (SUBADR1 to SUBADR3) for more detail.

NOTE

The LED Sub Call I²C Bus addresses may be used as regular I²C Bus slave addresses if their corresponding enable bits are set to 0 in the *MODE1 Register*.

9.5.7 Software Reset I²C Bus Address

The address shown in Figure 20 is used when a reset of the TLC59116-Q1 is performed by the master. The software reset address (SWRST Call) must be used with $R/\overline{W} = 0$. If $R/\overline{W} = 1$, the TLC59116-Q1 does not acknowledge the SWRST. See *Software Reset* for more detail.




Figure 20. Software Reset Address

NOTE

The Software Reset I²C Bus address is reserved address and cannot be use as regular I²C Bus slave address or as an LED All Call or LED Sub Call address.

9.5.8 Control Register

Following the successful acknowledgment of the slave address, LED All Call address or LED Sub Call address, the bus master sends a byte to the TLC59116-Q1, which is stored in the Control register. The lowest five bits are used as a pointer to determine which register is accessed (D[4:0]). The highest three bits are used as auto-increment flag and auto-increment options (Al[2:0]). See Figure 21.




Figure 21. Control Register

When the auto-increment flag is set (Al2 = logic 1), the five low order bits of the Control register are automatically incremented after a read or write. This allows the user to program the registers sequentially. Four different types of auto-increment are possible, depending on Al1 and Al0 values as shown in Table 3.



Table 3. Auto-Increment Options

Al2	Al1	AI0	DESCRIPTION
0	0	0	No auto-increment
1	0	0	Auto-increment for all registers. D[4:0] roll over to 0 0000 after the last register (1 1011) is accessed.
1	0	1	Auto-increment for individual brightness registers only. D[4:0] roll over to 0 0010 after the last register (1 0001) is accessed.
1	1	0	Auto-increment for global control registers only. D[4:0] roll over to 1 0010 after the last register (1 0011) is accessed.
1	1	1	Auto-increment for individual and global control registers only. D[4:0] roll over to 0 0010 after the last register (1 0011) is accessed.

NOTE

Other combinations are not shown in Table 3. (Al[2:0] = 001, 010, and 011) are reserved and must not be used for proper device operation.

AI[2:0] = 000 is used when the same register must be accessed several times during a single I^2C Bus communication, for example, changing the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.

Al[2:0] = 100 is used when all the registers must be sequentially accessed, for example, power-up programming.

AI[2:0] = 101 is used when the four LED drivers must be individually programmed with different values during the same I^2C Bus communication, for example, changing a color setting to another color setting.

AI[2:0] = 110 is used when the LED drivers must be globally programmed with different settings during the same I^2C Bus communication, for example, global brightness or blinking change.

AI[2:0] = 111 is used when individually and global changes must be performed during the same I^2C Bus communication, for example, changing color and global brightness at the same time.

Only the five least significant bits D[4:0] are affected by the Al[2:0] bits.

When the Control register is written, the register entry point determined by D[4:0] is the first register that will be addressed (read or write operation), and can be anywhere between 0 0000 and 1 1011 (as defined in Table 4). When Al[2] = 1, the Auto-Increment flag is set and the rollover value at which the point where the register increment stops and goes to the next one is determined by Al[2:0]. See Table 3 for rollover values. For example, if the Control register = 1111 0100 (F4h), then the register addressing sequence will be (in hex):

14 \rightarrow ... \rightarrow 1B \rightarrow 00 \rightarrow ... \rightarrow 13 \rightarrow 02 \rightarrow ... \rightarrow 13 \rightarrow 02 \rightarrow ... as long as the master keeps sending or reading data.

9.6 Register Maps

Table 4 describes the registers in the TLC59116-Q1.

Table 4. Register Descriptions

REGISTER NUMBER (HEX)	NAME	ACCESS (1)	DESCRIPTION
00	MODE1	R/W	Mode 1
01	MODE2	R/W	Mode 2
02	PWM0	R/W	Brightness control LED0
03	PWM1	R/W	Brightness control LED1
04	PWM2	R/W	Brightness control LED2
05	PWM3	R/W	Brightness control LED3
06	PWM4	R/W	Brightness control LED4

R = read, W = write



Register Maps (continued)

Table 4. Register Descriptions (continued)

REGISTER NUMBER (HEX)	NAME	ACCESS (1)	DESCRIPTION
07	PWM5	R/W	Brightness control LED5
08	PWM6	R/W	Brightness control LED6
09	PWM7	R/W	Brightness control LED7
0A	PWM8	R/W	Brightness control LED8
0B	PWM9	R/W	Brightness control LED9
0C	PWM10	R/W	Brightness control LED10
0D	PWM11	R/W	Brightness control LED11
0E	PWM12	R/W	Brightness control LED12
0F	PWM13	R/W	Brightness control LED13
10	PWM14	R/W	Brightness control LED14
11	PWM15	R/W	Brightness control LED15
12	GRPPWM	R/W	Group duty cycle control
13	GRPFREQ	R/W	Group frequency
14	LEDOUT0	R/W	LED output state 0
15	LEDOUT1	R/W	LED output state 1
16	LEDOUT2	R/W	LED output state 2
17	LEDOUT3	R/W	LED output state 3
18	SUBADR1	R/W	I ² C Bus subaddress 1
19	SUBADR2	R/W	I ² C Bus subaddress 2
1A	SUBADR3	R/W	I ² C Bus subaddress 3
1B	ALLCALLADR	R/W	LED All Call I ² C Bus address
1C	IREF	R/W	IREF configuration
1D	EFLAG1	R	Error flags 1
1E	EFLAG2	R	Error flags 2



9.6.1 Mode Register 1 (MODE1)

Table 5 describes Mode Register 1.

Table 5. MODE1 - Mode Register 1 (Address 00h) Bit Description

BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION			
7	AIO	R	0 (2)	Register auto-increment disabled			
/	Al2	K	1	Register auto-increment enabled			
6	Al1	R	0 (2)	Auto-increment bit 1 = 0			
0	AH	K	1	Auto-increment bit 1 = 1			
F	AIO	R	0 (2)	Auto-increment bit 0 = 0			
5	AI0	K	1	Auto-increment bit 0 = 1			
4	000	DAM	0	Normal mode (3)			
4	OSC R/W	R/VV	1 (2)	Oscillator off.			
3	CLID4	DAM	0 (2)	Device does not respond to I ² C Bus subaddress 1.			
3	SUB1	R/W	1	Device responds to I ² C Bus subaddress 1.			
0	CLIDO	DAM	0 (2)	Device does not respond to I ² C Bus subaddress 2.			
2	SUB2	R/W	1	Device responds to I ² C Bus subaddress 2.			
4	CLIDS	DAM	0 (2)	Device does not respond to I ² CBus subaddress 3.			
1	SUB3 R/W		1	Device responds to I ² C Bus subaddress 3.			
0	0 ALLCALL R/W		0	Device does not respond to LED All Call I ² C Bus address.			
U			1 (2)	Device responds to LED All Call I ² C Bus address.			

⁽¹⁾ R = read, W = write

NOTE

The OSC bit (Bit 4) must be set to 0 before any outputs will turn on. Proper operation requires this bit to be 0. Setting the bit to a 1 will turn all channels off.

9.6.2 Mode Register 2 (MODE2)

Table 6 describes Mode Register 2.

Table 6. MODE2 - Mode Register 2 (Address 01h) Bit Description

BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION		
7	7 EFCLR R/W		0 (2)	Enable error status flag		
/	EFCLR	IN/VV	1	Clear error status flag		
6		R	0 ⁽²⁾ Reserved			
5	5 DAIDLAIK	R/W	0 (2)	Group control = dimming		
5	DMBLNK		1	Group control = blinking		
4		R	0 ⁽²⁾ Reserved			
2	0 (2)		0 (2)	Outputs change on Stop command (3)		
3	OCH	R/W	1	Outputs change on ACK		
2:0		R	000 (2)	Reserved		

⁽¹⁾ R = read, W = write

⁽²⁾ Default value

⁽³⁾ Requires 500 μs maximum for the oscillator to be up and running once OSC bit has been set to logic 1. Timings on LED outputs are not ensured if PWMx, GRPPWM, or GRPFREQ registers are accessed within the 500-μs window.

⁽²⁾ Default value

⁽³⁾ Change of the outputs at the Stop command allows synchronizing outputs of more than one TLC59116-Q1. Applicable to registers from 02h (PWM0) to 17h (LEDOUT3) only.



9.6.3 Brightness Control Registers 0 to 15 (PWM0 to PWM15)

Table 7 describes Brightness Control Registers 0 to 15.

Table 7. PWM0 to PWM15 - Brightness Control Registers 0 to 15 (Address 02h to 11h) Bit Description

4000000	DECIOTED	DIT	OVMDOL	A 00500 (1)	\/A111F	DECORIDATION
ADDRESS	REGISTER	BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION
02h	PWM0	7:0	IDC0[7:0]	R/W	0000 0000 (2)	PWM0 individual duty cycle
03h	PWM1	7:0	IDC1[7:0]	R/W	0000 0000 (2)	PWM1 individual duty cycle
04h	PWM2	7:0	IDC2[7:0]	R/W	0000 0000 (2)	PWM2 individual duty cycle
05h	PWM3	7:0	IDC3[7:0]	R/W	0000 0000 (2)	PWM3 individual duty cycle
06h	PWM4	7:0	IDC4[7:0]	R/W	0000 0000 (2)	PWM4 individual duty cycle
07h	PWM5	7:0	IDC5[7:0]	R/W	0000 0000 (2)	PWM5 individual duty cycle
08h	PWM6	7:0	IDC6[7:0]	R/W	0000 0000 (2)	PWM6 individual duty cycle
09h	PWM7	7:0	IDC7[7:0]	R/W	0000 0000 (2)	PWM7 individual duty cycle
0Ah	PWM8	7:0	IDC8[7:0]	R/W	0000 0000 (2)	PWM8 individual duty cycle
0Bh	PWM9	7:0	IDC9[7:0]	R/W	0000 0000 (2)	PWM9 individual duty cycle
0Ch	PWM10	7:0	IDC10[7:0]	R/W	0000 0000 (2)	PWM10 individual duty cycle
0Dh	PWM11	7:0	IDC11[7:0]	R/W	0000 0000 (2)	PWM11 individual duty cycle
0Eh	PWM12	7:0	IDC12[7:0]	R/W	0000 0000 (2)	PWM12 individual duty cycle
0Fh	PWM13	7:0	IDC13[7:0]	R/W	0000 0000 (2)	PWM13 individual duty cycle
10h	PWM14	7:0	IDC14[7:0]	R/W	0000 0000 (2)	PWM14 individual duty cycle
11h	PWM15	7:0	IDC15[7:0]	R/W	0000 0000 (2)	PWM15 individual duty cycle

⁽¹⁾ R = read, W = write

A 97-kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0% duty cycle = LED output off) to FFh (99.6% duty cycle = LED output at maximum brightness). Applicable to LED outputs programmed with LDRx = 10 or 11 (LEDOUT0, LEDOUT1, LEDOUT2 and LEDOUT3 registers).

$$Duty cycle = IDCn[7:0] / 256$$
(1)

9.6.4 Group Duty Cycle Control Register (GRPPWM)

Table 8 describes the Group Duty Cycle Control Register.

Table 8. GRPPWM - Group Brightness Control Register (Address 12h) Bit Description

ADDRE	SS	REGISTER	BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION
12h		GRPPWM	7:0	GDC0[7:0]	R/W	1111 1111 ⁽²⁾	GRPPWM register

⁽¹⁾ R = read, W = write

When the DMBLNK bit (MODE2 register) is programmed with logic 0, a 190-Hz fixed-frequency signal is superimposed with the 97-kHz individual brightness control signal. GRPPWM is then used as a global brightness control, allowing the LED outputs to be dimmed with the same value. The value in GRPFREQ is then a Don't care.

General brightness for the 16 outputs is controlled through 256 linear steps from 00h (0% duty cycle = LED output off) to FFh (99.6% duty cycle = maximum brightness). This is applicable to LED outputs programmed with LDRx = 11 (LEDOUT0, LEDOUT1, LEDOUT2 and LEDOUT3 registers).

When DMBLNK bit is programmed with logic 1, the GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ defines the blinking period (from 24-Hz to 10.73 s) and GRPPWM defines the duty cycle (ON/OFF ratio in %).

Duty cycle =
$$GDC0[7:0] / 256$$
 (2)

⁽²⁾ Default value

⁽²⁾ Default value



9.6.5 Group Frequency Register (GRPFREQ)

Table 9 describes the Group Frequency Register.

Table 9. GRPFREQ – Group Frequency Register (Address 13h) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION
13h	GRPFREQ	7:0	GFRQ[7:0]	R/W	0000 0000 (2)	GRPFREQ register

(1) R = read, W = write

(2) Default value

GRPFREQ is used to program the global blinking period when the DMBLNK bit (MODE2 register) is equal to 1. Value in this register is a Don't care when DMBLNK = 0. This is applicable to LED output programmed with LDRx = 11 (LEDOUT0, LEDOUT1, LEDOUT2 and LEDOUT3 registers).

The blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz) to FFh (10.73 s). Global blinking period (seconds) = (GFRQ[7:0] + 1) / 24

9.6.6 LED Driver Output State Registers 0 to 3 (LEDOUT0 to LEDOUT3)

Table 10 describes LED Driver Output State Registers 0 to 3.

Table 10. LEDOUT0 to LEDOUT3 – LED Driver Output State Registers 0 to 3 (Address 14h to 17h)

Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION
		7:6	LDR3[1:0]	R/W	00 (2)	LED3 output state control
14h	LEDOUT0	5:4	LDR2[1:0]	R/W	00 (2)	LED2 output state control
1411	LEDOUTO	3:2	LDR1[1:0]	R/W	00 (2)	LED1 output state control
		1:0	LDR0[1:0]	R/W	00 (2)	LED0 output state control
		7:6	LDR7[1:0]	R/W	00 (2)	LED7 output state control
15h	LEDOUT1	5:4	LDR6[1:0]	R/W	00 (2)	LED6 output state control
1511	LEDOUTI	3:2	LDR5[1:0]	R/W	00 (2)	LED5 output state control
		1:0	LDR4[1:0]	R/W	00 (2)	LED4 output state control
		7:6	LDR11[1:0]	R/W	00 (2)	LED11 output state control
16h	LEDOUT2	5:4	LDR10[1:0]	R/W	00 (2)	LED10 output state control
1611	LEDOUTZ	3:2	LDR9[1:0]	R/W	00 (2)	LED9 output state control
		1:0	LDR8[1:0]	R/W	00 (2)	LED8 output state control
		7:6	LDR15[1:0]	R/W	00 (2)	LED15 output state control
17h	LEDOUT3	5:4	LDR14[1:0]	R/W	00 (2)	LED14 output state control
1711	LEDOUIS	3:2	LDR13[1:0]	R/W	00 (2)	LED13 output state control
		1:0	LDR12[1:0]	R/W	00 (2)	LED12 output state control

⁽¹⁾ R = read, W = write

LDRx = 00: LED driver x is off (default power-up state).

LDRx = 01: LED driver x is fully on (individual brightness and group dimming/blinking not controlled).

LDRx = 10: LED driver x is individual brightness can be controlled through its PWMx register.

LDRx = 11: LED driver x is individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

⁽²⁾ Default value



9.6.7 I²C Bus Subaddress Registers 1 to 3 (SUBADR1 to SUBADR3)

Table 11 describes I²C Bus Subaddress Registers 1 to 3.

Table 11. SUBADR1 to SUBADR3 – I²C Bus Subaddress Registers 1 to 3 (Address 18h to 1Ah)
Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION
18h	401 01154554	7:1	A1[7:1]	R/W	1101 001 ⁽²⁾	I ² C Bus subaddress 1
1011	SUBADR1	0	A1[0]	R	0 (2)	Reserved
40h	401 01104000	7:1	A2[7:1]	R/W	1101 010 ⁽²⁾	I ² C Bus subaddress 2
19h	SUBADR2	0	A2[0]	R	0 (2)	Reserved
1Ah SUBADR3	7:1	A3[7:1]	R/W	1101 100 ⁽²⁾	I ² C Bus subaddress 3	
	SUBADRS	0	A3[0]	R	0 (2)	Reserved

⁽¹⁾ R = read, W = write

Subaddresses are programmable through the I²C Bus. Default power-up values are D2h, D4h, D8h. The TLC59116-Q1 does not acknowledge these addresses immediately after power-up (the corresponding SUBx bit in MODE1 register is equal to 0).

Once subaddresses have been programmed to valid values, the SUBx bits (MODE1 register) must be set to 1 to allows the device to acknowledge these addresses.

Only the 7 MSBs representing the I²C Bus subaddress are valid. The LSB in SUBADRx register is a read-only bit (0).

When SUBx is set to 1, the corresponding I²C Bus subaddress can be used during either an I²C Bus read or write sequence.

9.6.8 LED All Call I²C Bus Address Register (ALLCALLADR)

Table 12 describes the LED All Call I²C Bus Address Register.

Table 12. ALLCALLADR – LED All Call I²C Bus Address Register (Address 1Bh) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION
4Db	h ALLCALLADR	7:1	AC[7:1]	R/W	1101 000 ⁽²⁾	All Call I ² C Bus address
1Bh		0	AC[0]	R	0 (2)	Reserved

⁽¹⁾ R = read, W = write

The LED All Call I²C Bus address allows all the TLC59116-Q1 devices in the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to 1, which is the power-up default state). This address is programmable through the I²C Bus and can be used during either an I²C Bus read or write sequence. The register address can also be programmed as a Sub Call.

Only the seven MSBs representing the All Call I²C bus address are valid. The LSB in ALLCALLADR register is a read-only bit (0).

If ALLCALL bit = 0, the device does not acknowledge the address programmed in register ALLCALLADR.

⁽²⁾ Default value

⁽²⁾ Default value



9.6.9 Output Gain Control Register (IREF)

Table 13 describes the Output Gain Control Register.

Table 13. IREF - Output Gain Control Register (Address 1Ch) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS (1)	VALUE	DESCRIPTION
1Ch	IREF	7	СМ	R/W	1 (2)	High/low current multiplier
		6	HC	R/W	1 (2)	Subcurrent
		5:0	CC[5:0]	R/W	11 1111 ⁽²⁾	Current multiplier

- R = read, W = write
- (2) Default value

IREF determines the voltage gain (VG), which affects the voltage at the REXT terminal and indirectly the reference current (I_{ref}) flowing through the external resistor at terminal REXT. Bit 0 is the Current Multiplier (CM) bit, which determines the ratio I_{OUT,target}/I_{ref}. Each combination of VG and CM sets a Current Gain (CG).

VG: the relationship between {HC,CC[0:5]} and the voltage gain is calculated as shown:

$$VG = (1 + HC) \times (1 + D/64) / 4$$

$$D = CC0 \times 2^5 + CC1 \times 2^4 + CC2 \times 2^3 + CC3 \times 2^2 + CC4 \times 2^1 + CC5 \times 2^0$$

Where HC is 1 or 0, and D is the binary value of CC[0:5]. So, the VG could be regarded as a floating-point number with 1-bit exponent HC and 6-bit mantissa CC[0:5]. {HC,CC[0:5]} divides the programmable voltage gain (VG) into 128 steps and two sub-bands:

Low-voltage subband (HC = 0): VG = 1/4 to 127/256, linearly divided into 64 steps High-voltage subband (HC = 1): VG = 1/2 to 127/128, linearly divided into 64 steps

CM: In addition to determining the ratio I_{OUT,target}/I_{ref}, CM limits the output current range.

High Current Multiplier (CM = 1): $I_{OUT,target}/I_{ref}$ = 15, suitable for output current range I_{OUT} = 10 mA to 120 mA. Low Current Multiplier (CM = 0): $I_{OUT,target}/I_{ref}$ = 5, suitable for output current range I_{OUT} = 5 mA to 40 mA

CG: The total Current Gain is defined as:

$$V_{RFXT} = 1.26 \text{ V} \times \text{VG}$$

$$I_{ref} = V_{REXT}/R_{ext}$$
, if the external resistor (R_{ext}) is connected to ground.
 $I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1} = 1.26 \text{ V/R}_{ext} \times \text{VG} \times 15 \times 3^{CM-1} = (1.26 \text{ V/R}_{ext} \times 15) \times \text{CG}$
 $CG = VG \times 3^{CM-1}$

Therefore, CG = (1/12) to (127/128), divided into 256 steps.

Examples

IREF Code $\{CM, HC, CC[0:5]\} = \{1,1,111111\}$

$$VG = 127/128 = 0.992$$
 and $CG = VG \times 3^0 = VG = 0.992$

IREF Code $\{CM, HC, CC[0:5]\} = \{1,1,000000\}$

$$VG = (1 + 1) \times (1 + 0/64)/4 = 1/2 = 0.5$$
, and $CG = 0.5$

IREF Code $\{CM, HC, CC[0:5]\} = \{0,0,0000000\}$

$$VG = (1 + 0) \times (1 + 0/64)/4 = 1/4$$
, and $CG = (1/4) \times 3^{-1} = 1/12$

After power-on, the default value of the Configuration Code {CM, HC, CC[0:5]} is {1,1,111111}. Therefore, VG = CG = 0.992. The relationship between the Configuration Code and the Current Gain is shown in Figure 22.






Figure 22. Current Gain vs Configuration Code

9.6.10 Error Flags Registers (EFLAG1, EFLAG2)

Table 14 describes Error Flags Registers 1 and 2.

Table 14. EFLAG1, EFLAG2 - Error Flags Registers (Address 1Dh and 1Eh) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS (1)	VALUE (2)	DESCRIPTION (3)
1Dh	EFLAG1	0	EFLAG1[0]		0	Channel 0
		1	EFLAG1[1]		0	Channel 1
		2	EFLAG1[2]		0	Channel 2
		3	EFLAG1[3]	R	0	Channel 3
		4	EFLAG1[4]	K	0	Channel 4
		5	EFLAG1[5]		0	Channel 5
		6	EFLAG1[6]		0	Channel 6
		7	EFLAG1[7]		0	Channel 7
1Eh	EFLAG2	0	EFLAG1[0]		0	Channel 8
		1	EFLAG1[1]		0	Channel 9
		2	EFLAG1[2]		0	Channel 10
		3	EFLAG1[3]	R	0	Channel 11
		4	EFLAG1[4]	K	0	Channel 12
		5	EFLAG1[5]		0	Channel 13
		6	EFLAG1[6]		0	Channel 14
		7	EFLAG1[7]		0	Channel 15

⁽¹⁾ R = read, W = write

⁽²⁾ Default value

⁽³⁾ At power-up, in order to initialize the Error Flags registers, the host must write 1 to bit 7 of the MODE2 register and then write 0 to bit 7 of the MODE2 register.



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

10.1.1 Constant Current Output

In LED display applications, TLC59116-Q1 provides nearly no current variations from channel to channel and from device to device. While $I_{OUT} \le 52$ mA, the maximum current skew between channels is less than $\pm 6\%$ and less than $\pm 10\%$ between devices.

10.1.2 Adjusting Output Current

TLC59116-Q1 scales up the reference current (I_{ref}) set by the external resistor (R_{ext}) to sink the output current (I_{out}) at each output port. Table 13 shows the Configuration Code and discusses bits CM, HC, and CC[5:0]. The following formulas can be used to calculate the target output current $I_{OUT,target}$ in the saturation region:

$$V_{REXT} = 1.26 \text{ V} \times \text{VG}$$
 (3)

$$I_{ref} = V_{REXT}/R_{ext}$$
, if another end of the external resistor R_{ext} is connected to ground (4)

$$I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1}$$
 (5)

Where R_{ext} is the resistance of the external resistor connected to the REXT terminal, and V_{REXT} is the voltage of REXT, which is controlled by the programmable voltage gain (VG), which is defined by the Configuration Code.

The Current Multiplier bit (CM) sets the ratio $I_{OUT,target}/I_{ref}$ to 15 or 5 (sets the exponent CM-1 to either 0 or -1). After power-on, the default value of VG is 127/128 = 0.992, and the default value of CM is 1, so that the ratio $I_{OUT,target}/I_{ref} = 15$. Based on the default VG and CM:

$$V_{REXT} = 1.26 \text{ V} \times 127/128 = 1.25 \text{ V}$$
 (6)

$$I_{OUT,target} = (1.25 \text{ V/R}_{ext}) \times 15 \tag{7}$$

Therefore, the default current is approximately 20 mA at 931 Ω . The default relationship after power-on between $I_{OUT,target}$ and R_{ext} is shown in Figure 24.

shows the output voltage versus the output current with several different resistor values on REXT. This shows the minimum voltage required at the device to have full VF across the LED. The VLED voltage must be higher than the VF plus the VOL of the driver. If the VLED is too high, more power will be dissipated in the driver. If this is the case, a resistor can be inserted in series with the LED to dissipate the excess power and reduce the thermal conditions on the driver.

If a single driver is used with LEDs that have different VF values, resistors can also be used in series with the LED to remove the excess power from the driver. In cases where not all outputs are being used, the unused outputs can be left floating without issue.



10.2 Typical Application

The TLC59116-Q1 outputs can be wired in parallel to increase the current per LED string.




Figure 23. Parallel Channels

10.2.1 Design Requirements

Set the LED current to 50 mA while the IREF register is at the default value (CG = 0.992).

10.2.2 Detailed Design Procedure

The goal of this design is to set the LED current to 50 mA. Because two outputs are in parallel, the LED current should actually be set to 25 mA. With the IREF register at the default value:

$$I_{OUT, target} = (1.25 \text{ V} / R_{EXT}) \times 15$$
 (8)

Using this equation, the appropriate R_{EXT} is calculated to be 750 Ω .



Typical Application (continued)

10.2.3 Application Curve




Figure 24. $I_{OUT,target}$ vs R_{ext}



11 Power Supply Recommendations

TLC59116-Q1 is designed to operate from a V_{CC} range of 3 V to 5.5 V.

12 Layout

12.1 Layout Guidelines

The I²C signals (SDA / SCL) should be kept away from potential noise sources.

The traces carrying power through the LEDs should be wide enough to the handle necessary current.

All LED current passes through the device and into the ground node. The connection between the device ground and the circuit board ground must be a strong connection.

12.2 Layout Example




Figure 25. PW-28 Layout Example



12.3 Thermal Considerations

The maximum IC junction temperature should be restricted to 150°C under normal operating conditions. To calculate the maximum allowable dissipation, $P_{D(max)}$ for a given ambient temperature, use Equation 9 as a quideline:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{\theta_{JA}}$$

where

- P_{D(max)} = maximum allowable power dissipation
- $T_{J(max)}$ = maximum allowable junction temperature (150°C for the TLC59116-Q1)
- T_A = ambient temperature of the device
- Θ_{JA} = junction to air thermal impedance.

(9)

See *Thermal Information* section. This parameter is highly dependent upon board layout.

Power dissipation in the device is determined by the LED current and the voltage at the $\overline{\text{OUTx}}$ pins. For example, if the LED current is 50 mA continuous through each channel and the output voltage is 1 V on each channel, then the total power dissipation is 50 mA × 1 V × 16 ch = 0.8 W.



13 器件和文档支持

13.1 文档支持

13.1.1 相关文档

相关文档如下:

- 《TLC59116EVM-390 用户指南》, SLVU296
- TLC59116FEVM-571, SLVU367

13.2 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.3 商标

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

13.4 静电放电警告



这些装置包含有限的内置 ESD 保护。 存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

13.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 机械、封装和可订购信息

以下页中包括机械、封装和可订购信息。这些信息是针对指定器件可提供的最新数据。这些数据会在无通知且不对本文档进行修订的情况下发生改变。欲获得该数据表的浏览器版本,请查阅左侧的导航栏。

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内,且 TI 认为 有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定,否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应 用相关的风险,客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予 的直接或隐含权限作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息,不能构成从 TI 获得使用这些产品或服 务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可,或是 TI 的专利权或其它 知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分,仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况 下才允许进行 复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时,如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分,则会失去相关 TI 组件 或服务的所有明示或暗示授权,且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意,尽管任何应用相关信息或支持仍可能由 TI 提供,但他们将独力负责满足与其产品及在其应用中使用 TI 产品 相关的所有法律、法规和安全相关要求。客户声明并同意,他们具备制定与实施安全措施所需的全部专业技术和知识,可预见 故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因 在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中,为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特 有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此,此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III(或类似的生命攸关医疗设备)的授权许可,除非各方授权官员已经达成了专门管控此类使 用的特别协议。

只有那些 TI 特别注明属于军用等级或"增强型塑料"的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同 意,对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用,其风险由客户单独承担,并且由客户独 力负责满足与此类使用相关的所有法律和法规要求。

TI 己明确指定符合 ISO/TS16949 要求的产品,这些产品主要用于汽车。在任何情况下,因使用非指定产品而无法达到 ISO/TS16949 要求,TI不承担任何责任。

	产品	应用		
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom	
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer	
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com/consumer-apps	
DLP® 产品	www.dlp.com	能源	www.ti.com/energy	
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial	
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical	
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security	
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive	
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video	
微控制器 (MCU)	www.ti.com.cn/microcontrollers			
RFID 系统	www.ti.com.cn/rfidsys			
OMAP应用处理器	www.ti.com/omap			
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com	

邮寄地址: 上海市浦东新区世纪大道1568 号,中建大厦32 楼邮政编码: 200122 Copyright © 2016, 德州仪器半导体技术(上海)有限公司



PACKAGE OPTION ADDENDUM

10-Dec-2020

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TLC59116ITPWRQ1	ACTIVE	TSSOP	PW	28	2000	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	Y59116Q	Samples
TLC59116ITPWTQ1	ACTIVE	TSSOP	PW	28	250	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 105	Y59116Q	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.






10-Dec-2020

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE




NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
 C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



重要声明和免责声明

TI 均以"原样"提供技术性及可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证其中不含任何瑕疵,且不做任何明示或暗示的担保,包括但不限于对适销性、适合某特定用途或不侵犯任何第三方知识产权的暗示担保。

所述资源可供专业开发人员应用TI产品进行设计使用。您将对以下行为独自承担全部责任: (1)针对您的应用选择合适的TI产品; (2)设计、验证并测试您的应用; (3)确保您的应用满足相应标准以及任何其他安全、安保或其他要求。所述资源如有变更,恕不另行通知。TI对您使用所述资源的授权仅限于开发资源所涉及TI产品的相关应用。除此之外不得复制或展示所述资源,也不提供其它TI或任何第三方的知识产权授权许可。如因使用所述资源而产生任何索赔、赔偿、成本、损失及债务等,TI对此概不负责,并且您须赔偿由此对TI及其代表造成的损害。

TI 所提供产品均受TI 的销售条款 (http://www.ti.com.cn/zh-cn/legal/termsofsale.html) 以及ti.com.cn上或随附TI产品提供的其他可适用条款的约束。TI提供所述资源并不扩展或以其他方式更改TI 针对TI 产品所发布的可适用的担保范围或担保免责声明。

邮寄地址: 上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2020 德州仪器半导体技术(上海)有限公司

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for LED Lighting Drivers category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

LV5235V-MPB-H AP5726WUG-7 IS31BL3228B-UTLS2-TR IS31BL3506B-TTLS2-TR AP5725FDCG-7 AP5726FDCG-7 SLG7NT4082V

SLG7NT4082VTR AP5725WUG-7 BD1604MVV-E2 MAX16840ATB+ CAT4004BHU2-GT3 TLE4242EJ IS31LT3172-GRLS4-TR

IS32LT3174-GRLA3-TR ZXLD1374QESTTC NCV78825DQ0R2G MP4425AGQB-P MP3367GR-P MPQ3369GR-P MPQ7220GF-AEC1-P

MP3362GJ-Z DIO5662ST6 IS31BL3508A-TTLS2-TR DIO5661TST6 NJW4617DL3-TE1 BD2802GU-E2 BD6583MUV-E2

NCV7693DB0R2G LV52207NXA-VH NCL30076AADR2G NCL30486B2DR2G NCL30488B4DR2G NCV78763MW4AR2G

BD18353EFV-ME2 A6217KLJTR-T LT3761EMSE#TRPBF TLD2132-1EP TLD2331-3EP MPM6010GQV-AEC1-Z MPQ4425MGQB-AEC1-Z MPQ3326GR-AEC1-Z MPQ7230GLE-AEC1-Z MP2341GTL-Z BCR602 IS31FL3236-TQLS2-TR TLD700216ESXUMA1

LM3405AXMYX/NOPB LM36273YFFR MP46885DN-LF-Z