







LMV841, LMV842, LMV844

ZHCSGZ5I-OCTOBER 2006-REVISED OCTOBER 2017

LMV84x CMOS 输入、RRIO、低功耗、宽电源电压范围

# 4.5MHz 运算放大器

特性 1

Texas

INSTRUMENTS

- 除非另有说明,否则 T<sub>A</sub> = 25℃ 时的典型值为 V<sup>+</sup> = 5V。
- 小型 5 引脚 SC70 封装 (2.00mm × 1.25mm × 0.95mm)
- 宽电源电压范围: 2.7V 至 12V
- 可在 3.3V、5V 和 ±5V 额定电压下工作 ٠
- 低电源电流:每通道 1mA
- 单位增益带宽: 4.5MHz
- 开环增益: 133dB •
- 输入失调电压:最大值为 500µV
- 输入偏置电流: 0.3pA .
- CMRR 为 112dB, PSSR 为 108dB •
- 输入电压噪声: 20nV/√Hz
- 温度范围: -40℃ 至 125℃ •
- 轨至轨输入和输出 (RRIO) •

# 2 应用

- 高阻抗传感器接口
- 电池供电仪表
- 高增益和仪表放大器
- DAC 缓冲器和有源滤波器

# 3 说明

LMV84x 器件是低电压和低功耗运算放大器,在 2.7V 至 12V 电源电压范围内工作,具有轨至轨输入和输出 功能。其低失调电压、低电源电流和 CMOS 输入特性 使得它们非常适合高阻抗传感器接口和电池供电的 应 用。

单 LMV841 采用节省空间的 5 引脚 SC70 封装, 双 LMV842 采用 8 引脚 VSSOP 和 8 引脚 SOIC 封装, 而四 LMV844 采用 14 引脚 TSSOP 和 14 引脚 SOIC 封装。这些小型封装是空间受限型 PCB 和便携式电子 产品的理想解决方案。

器件信息(1)							
器件型号	封装	封装尺寸(标称值)					
LMV841	SC70 (5)	2.00mm × 1.25mm					
LMV842	VSSOP (8)	3.00mm × 3.00mm					
LIVI V 04Z	SOIC (8)	4.90mm x 3.91mm					
	SOIC (14)	8.65mm x 3.91mm					
LMV844	TSSOP封装(14)	5.00mm x 4.40mm					

HH 11 11 HA

(1) 如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。

典型 应用





English Data Sheet: SNOSAT1



🕳 Order Now



8

9

11.3

11.4

1	特性	
2	应用	1
3	说明	1
4	修订	历史记录 2
5	Pin	Configuration and Functions 3
6	Spe	cifications 4
	6.1	Absolute Maximum Ratings 4
	6.2	ESD Ratings 4
	6.3	Recommended Operating Conditions 4
	6.4	Thermal Information 4
	6.5	Electrical Characteristics – 3.3 V 5
	6.6	Electrical Characteristics – 5 V 6
	6.7	Electrical Characteristics – ±5-V 7
	6.8	Typical Characteristics 10
7	Deta	ailed Description 16
	7.1	Overview 16
	7.2	Functional Block Diagram 16
	7.3	Feature Description 16

# 4 修订历史记录

2

注: 之前版本的页码可能与当前版本有所不同。

C	Changes from Revision H (July 2016) to Revision I Pa				
•	Changed ESD Ratings table footnotes to TI standard	4			
•	Changed Thermal Information table	4			
•	Changed Phase Margin vs C <sub>L</sub> graphic	13			
•	Changed Overshoot vs C <sub>L</sub> graphic	14			

#### Changes from Revision G (February 2013) to Revision H

•	添加了 ESD 额定值 表、	特性 说明 部分、	器件功能模式、	应用和实施部分、	电源相关建议 部分、	布局部分、器	件和
	文档支持部分以及机械、	封装和可订购信	息部分。				1

Cł	hanges from Revision F (February 2013) to Revision G	Page
•	Changed layout of National Semiconductor Data Sheet to TI format	23

# Page



7.4 Device Functional Modes..... 17 7.5 Interfacing to High Impedance Sensor ...... 20 Application and Implementation ...... 21

8.1 Application Information...... 21 

Power Supply Recommendations ...... 25 10.1 Layout Guidelines ...... 25 10.2 Layout Example ..... 25 11 器件和文档支持 ...... 26 11.1 相关链接...... 26 11.2 接收文档更新通知 ...... 26

11.5 静电放电警告...... 26 12 机械、封装和可订购信息...... 26

www.ti.com.cn



ZHCSGZ5I-OCTOBER 2006-REVISED OCTOBER 2017

# 5 Pin Configuration and Functions







#### **Pin Functions**

Р	IN	DESCRIPTION				
NAME	I/O.	DESCRIPTION				
+IN	I	Noninverting Input				
-IN	I	Inverting Input				
OUT	0	Output				
V+	Р	Positive Supply				
V–	Р	Negative Supply				



## 6 Specifications

#### 6.1 Absolute Maximum Ratings

See (1)(2)

		MIN	MAX	UNIT
V <sub>IN</sub> differentia	al	-300	300	mV
Supply voltag	$ye (V^+ - V^-)$		13.2	V
Voltage at inp	but and output pins	V <sup>+</sup> + 0.3	V <sup>-</sup> – 0.3	V
Input current			10	mA
Junction temp	perature <sup>(3)</sup>		150	°C
Soldering	Infrared or convection (20 s)		235	°C
information	Wave soldering lead temperature (10 s)		260	°C
Storage temp	perature, T <sub>stg</sub>	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) If Military/Aerospace specified devices are required, contact the Texas Instruments Sales Office / Distributors for availability and specifications.

(3) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

#### 6.2 ESD Ratings

			VALUE	UNIT	
V	Electrostatic	Human-body model (HBM) <sup>(1)</sup>	±2000	V	
V <sub>(ESD)</sub>	discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±250	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

#### 6.3 Recommended Operating Conditions

	MIN	MAX	UNIT
Temperature <sup>(1)</sup>	-40	125	°C
Supply voltage $(V^+ - V^-)$	2.7	12	V

(1) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

#### 6.4 Thermal Information

		LMV84x					
	THERMAL METRIC <sup>(1)</sup>	DCK (SC70)	DGK (VSSOP)	D (S	OIC)	PW (TSSOP)	UNIT
		5 PINS	8 PINS	8 PINS	14 PIN	14 PINS	
$R_{\thetaJA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	269.9	179.2	121.4	85.4	113.3	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	93.8	69.2	65.7	43.5	38.9	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	48.8	99.7	62.0	39.8	56.3	°C/W
ΨJT	Junction-to-top characterization parameter	2.0	10.0	16.5	9.2	3.1	°C/W
Ψјв	Junction-to-board characterization parameter	47.9	98.3	61.4	39.6	55.6	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

(2) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.



#### 6.5 Electrical Characteristics – 3.3 V

Unless otherwise specified, all limits are ensured for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3 \text{ V}$ ,  $V^- = 0 \text{ V}$ ,  $V_{CM} = V^+ / 2$ , and  $R_L > 10 \text{ M}\Omega$  to  $V^+ / 2$ .<sup>(1)</sup>

	PARAMETER	TEST COND	ITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
	Input offerst voltage			-500	±50	500	
V <sub>OS</sub>	Input offset voltage	at the temperature extremes	S	-800		800	μV
TCV <sub>OS</sub>	Input offset voltage drift (4)				0.5		µV/⁰C
ICV <sub>OS</sub>		at the temperature extremes	S	-5		5	μν/ C
I <sub>B</sub>	Input bias current (4) (5)				0.3	10	pА
В		at the temperature extreme	6			300	рл
l <sub>OS</sub>	Input offset current				40		fA
	Common-mode rejection ratio			84	112		
CMRR	LMV841	$0 V \le V_{CM} \le 3.3 V$	at the temperature extremes	80			dB
CIVINN	Common-mode rejection ratio			77	106		
	LMV842 and LMV844	$0 V \le V_{CM} \le 3.3 V$	at the temperature extremes	75			dB
		$2.7 \text{ V} \le \text{V}^+ \le 12 \text{ V}, \text{ V}_0 = \text{V}^+$		86	108		
PSRR	Power supply rejection ratio	$2.7 V \le V \le 12 V, V_0 = V$ /2	at the temperature extremes	82			dB
CMVR	Input common-mode voltage range	CMRR ≥ 50 dB, at the temp	erature extremes	-0.1		3.4	V
		D 040		100	123		dB
٨		$R_{L} = 2 k\Omega$ $V_{O} = 0.3 V \text{ to } 3 V$	at the temperature extremes	96			
A <sub>VOL</sub>	Large signal voltage gain	D 1010		100	131		
		$\begin{array}{l} R_L = 10 \ k\Omega \\ V_O = 0.2 \ V \ \text{to} \ 3.1 \ V \end{array}$	at the temperature extremes	96			dB
					52	80	
	Output swing high,	$R_L = 2 k\Omega$ to V <sup>+</sup> /2	at the temperature extremes			120	mV
	(measured from V <sup>+</sup> )				28	50	
M		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$	at the temperature extremes			70	mV
Vo					65	100	mV
	Output swing low,	$R_L = 2 k\Omega$ to V <sup>+</sup> /2	at the temperature extremes			120	
	(measured from V <sup>-</sup> )				33	65	
		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$	at the temperature extremes			75	mV

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) This parameter is ensured by design and/or characterization and is not tested in production.

(5) Positive current corresponds to current flowing into the device.

Copyright © 2006–2017, Texas Instruments Incorporated



www.ti.com.cn

# Electrical Characteristics – 3.3 V (continued)

Unless otherwise specified, all limits are ensured for  $T_A = 25^{\circ}C$ ,  $V^+ = 3.3 \text{ V}$ ,  $V^- = 0 \text{ V}$ ,  $V_{CM} = V^+ / 2$ , and  $R_L > 10 \text{ M}\Omega$  to  $V^+ / 2$ .<sup>(1)</sup>

	PARAMETER	TEST CON	IDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
				20	32		
I <sub>S</sub> SR GBW Φ <sub>m</sub> e <sub>n</sub> R <sub>OUT</sub>	O that the statistic constant $(6)(7)$	Sourcing $V_0 = V^+/2$ $V_{IN} = 100 \text{ mV}$	at the temperature extremes	15			mA
10	Output short-circuit current <sup>(6)(7)</sup>	0 $(1 + 1)$ $(1 + 1)$		20	27		
		Sinking $V_0 = V^+/2$ $V_{IN} = -100 \text{ mV}$	at the temperature extremes	15			mA
					0.93	1.5	
I <sub>S</sub>	Supply current	Per channel	at the temperature extremes			2	mA
SR	Slew rate <sup>(8)</sup>	A <sub>V</sub> = 1, V <sub>O</sub> = 2.3 V <sub>PP</sub> 10% to 90%			2.5		V/µs
GBW	Gain bandwidth product				4.5		MHz
$\Phi_{\sf m}$	Phase margin				67		Deg
e <sub>n</sub>	Input-referred voltage noise	f = 1 kHz			20		nV/√Hz
R <sub>OUT</sub>	Open-loop output impedance	f = 3 MHz			70		Ω
THD+N	Total harmonic distortion + noise	$    f = 1 \ kHz \ , \ A_V = 1 \\ R_L = 10 \ k\Omega $			0.005%		
CIN	Input capacitance				7		pF

(6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.

(8) Number specified is the slower of positive and negative slew rates.

#### 6.6 Electrical Characteristics – 5 V

Unless otherwise specified, all limits are ensured for  $T_A = 25^{\circ}$ C,  $V^+ = 5 V$ ,  $V^- = 0 V$ ,  $V_{CM} = V^+ / 2$ , and  $R_1 > 10 M\Omega$  to  $V^+ / 2$ .<sup>(1)</sup>

	PARAMETER	TEST CO	NDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
N/				-500	±50	500	
V <sub>OS</sub>	Input offset voltage	at the temperature extre	mes	-800		800	μV
TCV <sub>OS</sub>	1 = 1 + 1 + 1 = 1 + 1 = 1 = 1 + 1 + 1 = 1 =				0.35		
	Input offset voltage drift <sup>(4)</sup>	at the temperature extre	mes	-5		5	µV/⁰C
	(4)(5)				0.3	10	
Ι <sub>Β</sub>	B Input bias current <sup>(4)(5)</sup>	at the temperature extre			300	рА	
I <sub>OS</sub>	Input offset current				40		fA
				86	112		
CMRR	Common-mode rejection ratio LMV841	$0 V \le V_{CM} \le 5 V$	at the temperature extremes	80			dB
CIVIRR				81	106		
	Common-mode rejection ratio LMV842 and LMV844	$0 \text{ V} \leq \text{V}_{CM} \leq 5 \text{ V}$	at the temperature extremes	79			dB
		$271/(-1)^{+} < 121/(-1)$		86	108		
PSRR	Power supply rejection ratio	$2.7 \text{ V} \le \text{V}^+ \le 12 \text{ V}, \text{ V}_0 = \text{V}^+/2$	at the temperature extremes	82			dB

(1) Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very limited self-heating of the device.

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

- (4) This parameter is ensured by design and/or characterization and is not tested in production.
- (5) Positive current corresponds to current flowing into the device.



www.ti.com.cn

#### Electrical Characteristics – 5 V (continued)

Unless otherwise specified, all limits are ensured for  $T_A = 25^{\circ}$ C,  $V^+ = 5$  V,  $V^- = 0$  V,  $V_{CM} = V^+ / 2$ , and  $R_L > 10$  M $\Omega$  to  $V^+ / 2$ .<sup>(1)</sup>

	PARAMETER	TEST C	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
CMVR	Input common-mode voltage range	CMRR ≥ 50 dB, at the	temperature extremes	-0.2		5.2	V
		P 010		100	125		
		$R_{L} = 2 k\Omega$ V <sub>O</sub> = 0.3V to 4.7 V	at the temperature extremes	96			dB
A <sub>VOL</sub>	Large signal voltage gain	D 4010		100	133		
	Output swing high, (measured from V <sup>+</sup> )	$R_{L} = 10 \text{ k}\Omega$ $V_{O} = 0.2\text{V to } 4.8\text{V}$	at the temperature extremes	96			dB
					68	100	
	Output swing high,	$R_L = 2 k\Omega$ to V <sup>+</sup> /2	at the temperature extremes			120	mV
	(measured from V <sup>+</sup> )				32	50	
V		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$	at the temperature extremes			70	mV
Vo					78	120	
		$R_L = 2 k\Omega$ to V <sup>+</sup> /2	at the temperature extremes			140	mV
					38	70	
		$R_L = 10 \text{ k}\Omega \text{ to } V^+/2$	at the temperature extremes			80	mV
		Sourcing $V_0 = V^+/2$		20	33		
	Output short-circuit current <sup>(6) (7)</sup>	$V_{IN} = 100 \text{ mV}$	at the temperature extremes	15			mA
lo		$Sighting (1 - 1)^{+/2}$		20	28		
		Sinking $V_0 = V^+/2$ $V_{IN} = -100 \text{ mV}$	at the temperature extremes	15			mA
					0.96	1.5	
I <sub>S</sub>	Supply current	Per channel	at the temperature extremes			2	mA
SR	Slew rate <sup>(8)</sup>	A <sub>V</sub> = 1, V <sub>O</sub> = 4 V <sub>PP</sub> 10% to 90%			2.5		V/µs
GBW	Gain bandwidth product				4.5		MHz
$\Phi_{m}$	Phase margin				67		Deg
e <sub>n</sub>	Input-referred voltage noise	f = 1 kHz			20		nV/√Hz
R <sub>OUT</sub>	Open-loop output impedance	f = 3 MHz			70		Ω
THD+N	Total harmonic distortion + noise	$    f = 1 \ kHz \ , \ A_V = 1 \\ R_L = 10 \ k\Omega $			0.003%		
C <sub>IN</sub>	Input capacitance				6	T	pF

The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB. Short circuit test is a momentary test. (6)

(7)

(8) Number specified is the slower of positive and negative slew rates.

#### 6.7 Electrical Characteristics – ±5-V

Unless otherwise specified, all limits are ensured for  $T_A = 25^{\circ}$ C, V<sup>+</sup> = 5 V, V<sup>-</sup> = -5 V, V<sub>CM</sub> = 0 V, and R<sub>L</sub> > 10 M $\Omega$  to V<sub>CM</sub>.<sup>(1)</sup>

Electrical table values apply only for factory testing conditions at the temperature indicated. Factory testing conditions result in very (1) limited self-heating of the device.

TEXAS INSTRUMENTS

www.ti.com.cn

### Electrical Characteristics – ±5-V (continued)

Unless otherwise specified, all limits are ensured for  $T_A = 25^{\circ}C$ ,  $V^+ = 5 V$ ,  $V^- = -5 V$ ,  $V_{CM} = 0 V$ , and  $R_L > 10 M\Omega$  to  $V_{CM}$ .<sup>(1)</sup>

	PARAMETER	TEST CO	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
V	Input offect voltage			-500	±50	500	
V <sub>OS</sub>	Input offset voltage	at the temperature extre	mes	-800		800	μV
TCV <sub>OS</sub> Input offset voltage drift <sup>(4)</sup>					0.25		µV/°C
		at the temperature extre	mes	-5		5	μν/ Ο
	Input bias current <sup>(4) (5)</sup>				0.3	10	~^
I <sub>B</sub>		at the temperature extre	mes			300	pА
l <sub>os</sub>	Input offset current				40		fA
	Common-mode rejection ratio			86	112		
CMRR	LMV841	$-5 V \le V_{CM} \le 5 V$	at the temperature extremes	80			dB
CIVIKK	Common mode rejection ratio			86	106		
	Common-mode rejection ratio LMV842 and LMV844	$-5 V \le V_{CM} \le 5 V$	at the temperature extremes	80			dB
		$0.7 \times c \times t < 40 \times t$		86	108		
PSRR	Power supply rejection ratio	$2.7 V \le V^+ \le 12 V, V_0 = 0 V$	at the temperature extremes	82			dB
CMVR	Input common-mode voltage range	CMRR ≥ 50 dB		-5.2		5.2	V
		$R_L = 2 k\Omega$		100	126		
•	Large signal voltage gain	$V_0 = -4.7 V$ to 4.7 V	at the temperature extremes	96			dB
A <sub>VOL</sub>		$R_L = 10 \ k\Omega$		100	136		
		$V_0 = -4.8 V$ to 4.8 V	at the temperature extremes	96			dB
					95	130	
	Output swing high,	$R_L = 2 k\Omega$ to 0 V	at the temperature extremes			155	mV
	measured from V <sup>+</sup> )				44	75	
M		$R_L = 10 \text{ k}\Omega \text{ to } 0 \text{ V}$	at the temperature extremes			95	mV
Vo					105	160	
	Output swing low,	$R_L = 2 k\Omega$ to 0 V	at the temperature extremes			200	mV
	(measured from V <sup>-</sup> )				52	80	
		$R_L = 10 \text{ k}\Omega \text{ to } 0 \text{ V}$	o 0 V at the temperature extremes			100	mV
				20	37		
	Output short-circuit current <sup>(6)</sup> <sup>(7)</sup>	Sourcing $V_0 = 0 V$ $V_{IN} = 100 \text{ mV}$	at the temperature extremes	15			mA
I <sub>O</sub>	Output short-circuit current (9)(7)			20 29			
		Sinking $V_0 = 0 V$ $V_{IN} = -100 \text{ mV}$	at the temperature extremes	15			mA

(2) Limits are 100% production tested at 25°C. Limits over the operating temperature range are ensured through correlations using statistical quality control (SQC) method.

(3) Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not ensured on shipped production material.

(4) This parameter is ensured by design and/or characterization and is not tested in production.

(5) Positive current corresponds to current flowing into the device.

(6) The maximum power dissipation is a function of  $T_{J(MAX)}$ ,  $R_{\theta JA}$ , and  $T_A$ . The maximum allowable power dissipation at any ambient temperature is  $P_D = (T_{J(MAX)} - T_A) / R_{\theta JA}$ . All numbers apply for packages soldered directly onto a PCB.

(7) Short circuit test is a momentary test.



#### www.ti.com.cn

# Electrical Characteristics – ±5-V (continued)

Unless otherwise specified, all limits are ensured for  $T_A = 25^{\circ}C$ ,  $V^+ = 5 V$ ,  $V^- = -5 V$ ,  $V_{CM} = 0 V$ , and  $R_L > 10 M\Omega$  to  $V_{CM}$ .<sup>(1)</sup>

PARAMETER		TEST CO	ONDITIONS	MIN <sup>(2)</sup>	TYP <sup>(3)</sup>	MAX <sup>(2)</sup>	UNIT
					1.03	1.7	
I <sub>S</sub>	Supply current	Per channel	at the temperature extremes			2	mA
SR	Slew rate (8)	A <sub>V</sub> = 1, V <sub>O</sub> = 9 V <sub>PP</sub> 10% to 90%			2.5		V/µs
GBW	Gain bandwidth product				4.5		MHz
$\Phi_{m}$	Phase margin				67		Deg
e <sub>n</sub>	Input-referred voltage noise	f = 1 kHz			20		nV/√Hz
R <sub>OUT</sub>	Open-loop output impedance	f = 3 MHz			70		Ω
THD+N	Total harmonic distortion + noise	$    f = 1 \ kHz \ , \ A_V = 1 \\ R_L = 10 k\Omega $			0.006%		
C <sub>IN</sub>	Input capacitance				3		pF

(8) Number specified is the slower of positive and negative slew rates.

#### 6.8 Typical Characteristics

At  $T_{\text{A}}$  = 25°C,  $R_{\text{L}}$  = 10 k $\Omega,$   $V_{\text{S}}$  = 5 V. Unless otherwise specified.



www.ti.com.cn



#### www.ti.com.cn

#### **Typical Characteristics (continued)**

At  $T_A = 25^{\circ}$ C,  $R_L = 10 \text{ k}\Omega$ ,  $V_S = 5 \text{ V}$ . Unless otherwise specified.



TEXAS INSTRUMENTS

www.ti.com.cn

#### **Typical Characteristics (continued)**

At  $T_A = 25^{\circ}$ C,  $R_L = 10 \text{ k}\Omega$ ,  $V_S = 5 \text{ V}$ . Unless otherwise specified.





www.ti.com.cn

#### **Typical Characteristics (continued)**





TEXAS INSTRUMENTS

www.ti.com.cn

### **Typical Characteristics (continued)**

At  $T_A = 25^{\circ}$ C,  $R_L = 10 \text{ k}\Omega$ ,  $V_S = 5 \text{ V}$ . Unless otherwise specified.





#### www.ti.com.cn

#### **Typical Characteristics (continued)**

At  $T_A = 25^{\circ}C$ ,  $R_L = 10 \text{ k}\Omega$ ,  $V_S = 5 \text{ V}$ . Unless otherwise specified.



TEXAS INSTRUMENTS

#### 7 Detailed Description

#### 7.1 Overview

The LMV84x devices are operational amplifiers with near-precision specifications: low noise, low temperature drift, low offset, and rail-to-rail input and output. Possible application areas include instrumentation, medical, test equipment, audio, and automotive applications.

Its low supply current of 1 mA per amplifier, temperature range of  $-40^{\circ}$ C to  $+125^{\circ}$ C, 12-V supply with CMOS input, and the small SC70 package for the LMV841 make the LMV84x a unique op amp family and a perfect choice for portable electronics.

#### 7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

#### 7.3 Feature Description

#### 7.3.1 Input Protection

The LMV84x devices have a set of anti-parallel diodes  $D_1$  and  $D_2$  between the input pins, as shown in Figure 34. These diodes are present to protect the input stage of the amplifier. At the same time, they limit the amount of differential input voltage that is allowed on the input pins.

A differential signal larger than one diode voltage drop can damage the diodes. The differential signal between the inputs needs to be limited to  $\pm 300$  mV or the input current needs to be limited to  $\pm 10$  mA.

#### NOTE

When the op amp is slewing, a differential input voltage exists that forward-biases the protection diodes. This may result in current being drawn from the signal source. While this current is already limited by the internal resistors  $R_1$  and  $R_2$  (both 130  $\Omega$ ), a resistor of 1 k $\Omega$  can be placed in the feedback path, or a 500- $\Omega$  resistor can be placed in series with the input signal for further limitation.



#### www.ti.com.cn

#### Feature Description (continued)



Figure 34. Protection Diodes Between the Input Pins

#### 7.3.2 Input Stage

The input stage of this amplifier consists of both a PMOS and an NMOS input pair to achieve a rail-to-rail input range. For input voltages close to the negative rail, only the PMOS pair is active. Close to the positive rail, only the NMOS pair is active. In a transition region that extends from approximately 2 V below V<sup>+</sup> to 1 V below V<sup>+</sup>, both pairs are active, and one pair gradually takes over from the other. In this transition region, the input-referred offset voltage changes from the offset voltage associated with the PMOS pair to that of the NMOS pair. The input pairs are trimmed independently to ensure an input offset voltage of less then 0.5 mV at room temperature over the complete rail-to-rail input range. This also significantly improves the CMRR of the amplifier in the transition region.

#### NOTE

The CMRR and PSRR limits in the tables are large-signal numbers that express the maximum variation of the input offset of the amplifier over the full common-mode voltage and supply voltage range, respectively. When the common-mode input voltage of the amplifier is within the transition region, the small signal CMRR and PSRR may be slightly lower than the large signal limits.

#### 7.4 Device Functional Modes

#### 7.4.1 Driving Capacitive Load

The LMV84x can be connected as noninverting unity gain amplifiers. This configuration is the most sensitive to capacitive loading. The combination of a capacitive load placed on the output of an amplifier along with the output impedance of the amplifier creates a phase lag, which reduces the phase margin of the amplifier. If the phase margin is significantly reduced, the response is under-damped, which causes peaking in the transfer. When there is too much peaking, the op amp might start oscillating.

The LMV84x can directly drive capacitive loads up to 100 pF without any stability issues. To drive heavier capacitive loads, an isolation resistor ( $R_{ISO}$ ) must be used, as shown in Figure 35. By using this isolation resistor, the capacitive load is isolated from the output of the amplifier, and hence, the pole caused by  $C_L$  is no longer in the feedback loop. The larger the value of  $R_{ISO}$ , the more stable the output voltage is. If values of  $R_{ISO}$  are sufficiently large, the feedback loop is stable, independent of the value of  $C_L$ . However, larger values of  $R_{ISO}$  result in reduced output swing and reduced output current drive.

# ZHCSGZ5I-OCTOBER 2006-REVISED OCTOBER 2017

#### **Device Functional Modes (continued)**



Figure 35. Isolating Capacitive Load

#### 7.4.2 Noise Performance

The LMV84x devices have good noise specifications and are frequently used in low-noise applications. Therefore it is important to determine the noise of the total circuit. Besides the input-referred noise of the op amp, the feedback resistors may have an important contribution to the total noise.

For applications with a voltage input configuration, in general it is beneficial general, beneficial to keep the resistor values low. In these configurations high resistor values mean high noise levels. However, using low resistor values will increase the power consumption of the application. This is not always acceptable for portable applications, so there is a trade-off between noise level and power consumption.

Besides the noise contribution of the signal source, three types of noise need to be taken into account for calculating the noise performance of an op amp circuit:

- Input-referred voltage noise of the op amp
- · Input-referred current noise of the op amp
- Noise sources of the resistors in the feedback network, configuring the op amp

To calculate the noise voltage at the output of the op amp, the first step is to determine a total equivalent noise source. This requires the transformation of all noise sources to the same reference node. A convenient choice for this node is the input of the op amp circuit. The next step is to add all the noise sources. The final step is to multiply the total equivalent input voltage noise with the gain of the op amp configuration.

If the input-referred voltage noise of the op amp is already placed at the input, the user can use the inputreferred voltage noise without further transferring. The input-referred current noise needs to be converted to an input-referred voltage noise. The current noise is negligibly small, as long as the equivalent resistance is not unrealistically large, so the user can leave the current noise out for these examples. That leaves the user with the noise sources of the resistors, being the thermal noise voltage. The influence of the resistors on the total noise can be seen in the following examples, one with high resistor values and one with low resistor values. Both examples describe an op amp configuration with a gain of 101 which gives the circuit a bandwidth of 44.5 kHz. The op amp noise is the same for both cases, that is, an input-referred noise voltage of 20 nV/ $\sqrt{Hz}$  and a negligibly small input-referred noise current.



Figure 36. Noise Circuit



#### **Device Functional Modes (continued)**

To calculate the noise of the resistors in the feedback network, the equivalent input-referred noise resistance is needed. For the example in Figure 36, this equivalent resistance  $R_{eq}$  can be calculated using Equation 1:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} \tag{1}$$

The voltage noise of the equivalent resistance can be calculated using Equation 2:

$$e_{nr} = \sqrt{4kTR_{eq}}$$

where

e<sub>nr</sub> = thermal noise voltage of the equivalent resistor

R<sub>eq</sub> (V/√Hz)

- $k = Boltzmann constant (1.38 x 10^{-23} J/K)$
- T = absolute temperature (K)
- $R_{eq}$  = resistance ( $\Omega$ )

The total equivalent input voltage noise is given by Equation 3:

$$e_{n in} = \sqrt{e_{nv}^2 + e_{nr}^2}$$

where

- e<sub>n in</sub> = total input equivalent voltage noise of the circuit
- $e_{nv}$  = input voltage noise of the op amp

The final step is multiplying the total input voltage noise by the noise gain using Equation 4, which is in this case the gain of the op amp configuration:

$$e_{n out} = e_{n in} \times A_{noise} \tag{4}$$

The equivalent resistance for the first example with a resistor  $R_F$  of 10 M $\Omega$  and a resistor  $R_G$  of 100 k $\Omega$  at 25°C (298 K) equals Equation 5:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} = \frac{10 \ M\Omega \times 100 \ k\Omega}{10 \ M\Omega + 100 \ k\Omega} = 99 \ k\Omega \tag{5}$$

Now the noise of the resistors can be calculated using Equation 6, yielding:

$$e_{nr} = \sqrt{4kTR_{eq}}$$

$$= \sqrt{4 \times 1.38 \times 10^{-23} J/K \times 298K \times 99 k\Omega}$$

$$= 40 \ nV/\sqrt{Hz}$$
(6)

The total noise at the input of the op amp is calculated in Equation 7:

$$e_{n in} = \sqrt{e_{nv}^{2} + e_{nr}^{2}}$$
$$= \sqrt{(20 \ nV/\sqrt{Hz})^{2} + (40 \ nV/\sqrt{Hz})^{2}} = 45 \ nV/\sqrt{Hz}$$
(7)

For the first example, this input noise, multiplied with the noise gain, in Equation 8 gives a total output noise of:

$$e_{n out} = e_{n in} \times A_{noise}$$
  
= 45 nV/ $\sqrt{Hz} \times 101 = 4.5 \ \mu V/\sqrt{Hz}$  (8)

In the second example, with a resistor  $R_F$  of 10 k $\Omega$  and a resistor  $R_G$  of 100  $\Omega$  at 25°C (298 K), the equivalent resistance equals Equation 9:

$$R_{eq} = \frac{R_F \times R_G}{R_F + R_G} = \frac{10 \ k\Omega \times 100 \ \Omega}{10 \ k\Omega + 100 \ \Omega} = 99 \ \Omega \tag{9}$$

The resistor noise for the second example is calculated in Equation 10:

(2)

(3)

**Device Functional Modes (continued)** 

$$e_{nr} = \sqrt{4kTR_{eq}}$$

$$= \sqrt{4 \times 1.38 \times 10^{-23} \, J/K \times 298 \, K \times 99 \, \Omega}$$

$$= 1 \, nV/\sqrt{Hz}$$
(10)

The total noise at the input of the op amp is calculated in Equation 10:

$$e_{n in} = \sqrt{e_{nv}^{2} + e_{nr}^{2}}$$
  
=  $\sqrt{(20 \ nV/\sqrt{Hz})^{2} + (1 \ nV/\sqrt{Hz})^{2}}$   
=  $20 \ nV/\sqrt{Hz}$  (11)

For the second example the input noise, multiplied with the noise gain, in Equation 12 gives an output noise of:

$$e_{n out} = e_{n in} \times A_{noise}$$
  
= 20 nV/ $\sqrt{Hz} \times 101 = 2 \mu V/\sqrt{Hz}$  (12)

In the first example the noise is dominated by the resistor noise due to the very high resistor values, in the second example the very low resistor values add only a negligible contribution to the noise and now the dominating factor is the op amp itself. When selecting the resistor values, it is important to choose values that do not add extra noise to the application. Choosing values above 100 k $\Omega$  may increase the noise too much. Low values keep the noise within acceptable levels; choosing very low values however, does not make the noise even lower, but can increase the current of the circuit.

#### 7.5 Interfacing to High Impedance Sensor

With CMOS inputs, the LMV84x are particularly suited to be used as high impedance sensor interfaces.

Many sensors have high source impedances that may range up to 10 M $\Omega$ . The input bias current of an amplifier loads the output of the sensor, and thus cause a voltage drop across the source resistance, as shown in Figure 37. When an op amp is selected with a relatively high input bias current, this error may be unacceptable.

The low input current of the LMV84x significantly reduces such errors. The following examples show the difference between a standard op amp input and the CMOS input of the LMV84x.

The voltage at the input of the op amp can be calculated with Equation 13:

SENSOR

$$V_{IN+} = V_S - I_B \times R_S \tag{13}$$

For a standard op amp, the input bias lb can be 10 nA. When the sensor generates a signal of 1 V (V<sub>s</sub>) and the sensors impedance is 10 M $\Omega$  (R<sub>s</sub>), the signal at the op amp input is calculated in Equation 14:

 $V_{IN} = 1 \text{ V} - 10 \text{ nA} \times 10 \text{ M}\Omega = 1 \text{ V} - 0.1 \text{ V} = 0.9 \text{ V}$ 

For the CMOS input of the LMV84x, which has an input bias current of only 0.3 pA, this would give Equation 15:  $V_{IN} = 1 V - 0.3 pA \times 10 M\Omega = 1 V - 3 \mu V = 0.999997 V$ (15)

The conclusion is that a standard op amp, with its high input bias current input, is not a good choice for use in impedance sensor applications. The LMV84x devices, in contrast, are much more suitable due to the low input bias current. The error is negligibly small; therefore, the LMV84x are a must for use with high-impedance sensors.

Figure 37. High Impedance Sensor Interface



www.ti.com.cn

(14)



ZHCSGZ5I-OCTOBER 2006-REVISED OCTOBER 2017

### 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 8.1 Application Information

The rail-to-rail input and output of the LMV84x and the wide supply voltage range make these amplifiers ideal to use in numerous applications. Three sample applications, namely the active filter circuit, high-side current sensing, and thermocouple sensor interface, are provided in the *Typical Applications* section.

#### 8.2 Typical Applications

#### 8.2.1 Active Filter Circuit



Figure 38. Active Band-Pass Filter Implementation

#### 8.2.1.1 Design Requirements

In this example it is required to design a bandpass filter with band-pass frequency of 10 kHz, and a center frequence of approximately 10% from the total frequence of the filter. This is achieved by cascading two bandpass filters, A and B, with slightly different center frequencies.

#### 8.2.1.2 Detailed Design Procedure

The center frequency of the separate band-pass filters A, and B can be calculated by Equation 16:

$$f_{mid} = \frac{1}{2\pi C} \sqrt{\frac{R_1 + R_3}{R_1 R_2 R_3}}$$

where

• C = 33 nF

This gives Equation 17 for filter A:

$$f_{mid} = \frac{1}{\pi \times 33 \ nF} \sqrt{\frac{2 \ k\Omega + 6.2 \ k\Omega}{2 \ k\Omega \times 6.2 \ k\Omega \times 45 \ k\Omega}} = 9.2 \ kHz$$

and Equation 18 for filter B with C = 27nF:

$$f_{mid} = \frac{1}{\pi \times 27 \ nF} \sqrt{\frac{2 \ k\Omega + 6.2 \ k\Omega}{2 \ k\Omega \times 6.2 \ k\Omega \times 45 \ k\Omega}} = 11.2 \ kHz$$

Bandwidth can be calculated by Equation 19:

(16)

(17)

(18)

NSTRUMENTS

XAS

#### **Typical Applications (continued)**

$$B = \frac{1}{\pi R_2 C} \tag{19}$$

For filter A, this gives Equation 20:

$$B = \frac{1}{\pi \times 6.2 \ k\Omega \times 33 \ nF} = 1.6 \ kHz \tag{20}$$

and Equation 21 for filter B:

$$B = \frac{1}{\pi \times 6.2 \ k\Omega \times 27 \ nF} = 1.9 \ kHz \tag{21}$$

#### 8.2.1.3 Application Curve

The responses of filter A and filter B are shown as the thin lines in Figure 39; the response of the combined filter is shown as the thick line. Shifting the center frequencies of the separate filters farther apart, results in a wider band; however, positioning the center frequencies too far apart results in a less flat gain within the band. For wider bands more band-pass filters can be cascaded.







#### 8.2.2 High-Side, Current-Sensing Circuit







#### **Typical Applications (continued)**

#### 8.2.2.1 Design Requirements

ZHCSGZ5I-OCTOBER 2006-REVISED OCTOBER 2017

In this example, it is desired to measure a current between 0 A and 2 A using a sense resistor of 100 m $\Omega$ , and convert it to an output voltage of 0 to 5 V. A current of 2 A flowing through the load and the sense resistor results in a voltage of 200 mV across the sense resistor. The op amp amplifies this 200 mV to fit the current range to the output voltage range.

#### 8.2.2.2 Detailed Design Procedure

To measure current at a point in a circuit, a sense resistor is placed in series with the load, as shown in Figure 40. The current flowing through this sense resistor results in a voltage drop, that is amplified by the op amp. The rail-to-rail input and the low V<sub>OS</sub> features make the LMV84x ideal op amps for high-side, currentsensing applications.

The input and the output relation of the circuit is given by Equation 22:

$$V_{OUT} = R_F / R_G \times V_{SENSE}$$

(22)

For a load current of 2 A and an output voltage of 5 V the gain would be  $V_{OUT} / V_{SENSE} = 25$ .

If the feedback resistor,  $R_F$ , is 100 k $\Omega$ , then the value for  $R_G$  is 4 k $\Omega$ . The tolerance of the resistors has to be low to obtain a good common-mode rejection.

#### 8.2.3 Thermocouple Sensor Signal Amplification

Figure 41 is a typical example for a thermocouple amplifier application using an LMV841, LMV842, or LMV844. A thermocouple senses a temperature and converts it into a voltage. This signal is then amplified by the LMV841, LMV842, or LMV844. An ADC can then convert the amplified signal to a digital signal. For further processing the digital signal can be processed by a microprocessor, and can be used to display or log the temperature, or the temperature data can be used in a fabrication process.



Figure 41. Thermocouple Sensor Interface

#### 8.2.3.1 Design Requirements

In this example it is desired to measure temperature in the range of 0°C to 500°C with a resolution of 0.5°C using a K-type thermocouple sensor. The power supply for both the LMV84x and the ADC is 3.3 V.

#### 8.2.3.2 Detailed Design Procedure

A thermocouple is a junction of two different metals. These metals produce a small voltage that increases with temperature. A K-type thermocouple is a very common temperature sensor made of a junction between nickelchromium and nickel-aluminum. There are several reasons for using the K-type thermocouple. These include temperature range, the linearity, the sensitivity, and the cost.

Copyright © 2006–2017, Texas Instruments Incorporated

www.ti.com.cn

**ISTRUMENTS** 

#### **Typical Applications (continued)**

A K-type thermocouple has a wide temperature range. The range of this thermocouple is from approximately -200°C to approximately 1200°C, as can be seen in Figure 42. This covers the generally used temperature ranges.

Over the main part of the range the behavior is linear. This is important for converting the analog signal to a digital signal. The K-type thermocouple has good sensitivity when compared to many other types; the sensitivity is 41  $\mu$ V/°C. Lower sensitivity requires more gain and makes the application more sensitive to noise. In addition, a K-type thermocouple is not expensive, many other thermocouples consist of more expensive materials or are more difficult to produce.



Figure 42. K-Type Thermocouple Response

The temperature range of 0°C to 500°C results in a voltage range from 0 mV to 20.6 mV produced by the thermocouple. This is shown in Figure 42.

To obtain the best accuracy the full ADC range of 0 to 3.3 V is used and the gain needed for this full range can be calculated Equation 23:

(23)

If  $R_G$  is 2 k $\Omega$ , then the value for  $R_F$  can be calculated with this gain of 160. Because  $A_V = R_F / R_G$ ,  $R_F$  can be calculated in Equation 24:

 $\mathsf{R}_\mathsf{F} = \mathsf{A}_\mathsf{V} \times \mathsf{R}_\mathsf{G} = 160 \times 2 \; \mathsf{k}\Omega = 320 \; \mathsf{k}\Omega$ 

(24)

To achieve a resolution of 0.5°C a step smaller than the minimum resolution is needed. This means that at least 1000 steps are necessary (500°C/0.5°C). A 10-bit ADC would be sufficient as this gives 1024 steps. A 10-bit ADC such as the two channel 10-bit ADC102S021 would be a good choice.

At the point where the thermocouple wires are connected to the circuit on the PCB unwanted parasitic thermocouple is formed, introducing error in the measurements of the actual thermocouple sensor.

Using an isothermal block as a reference will compensate for this additional thermocouple effect. An isothermal block is a good heat conductor. This means that the two thermocouple connections both have the same temperature. The temperature of the isothermal block can be measured, and thereby the temperature of the thermocouple connections. This is usually called the cold junction reference temperature. In the example, an LM35 is used to measure this temperature. This semiconductor temperature sensor can accurately measure temperatures from  $-55^{\circ}$ C to  $150^{\circ}$ C.

The ADC in this example also coverts the signal from the LM35 to a digital signal, hence, the microprocessor can compensate for the amplified thermocouple signal of the unwanted thermocouple junction at the connector.



#### www.ti.com.cn

#### 9 Power Supply Recommendations

The LMV84x is specified for operation from 2.7 V to 12 V ( $\pm$ 1.35 V to  $\pm$ 6 V) over a –40°C to 125°C temperature range. Parameters that can exhibit significant variance with regard to operating voltage or temperature are presented in the *Absolute Maximum Ratings*.

#### CAUTION

Supply voltages larger than 13.2 V can permanently damage the device.

For proper operation, the power supplies must be properly decoupled. For decoupling the supply lines, TI suggests placing 10-nF capacitors as close as possible to the operational amplifier power supply pins. For single supply, place a capacitor between V<sup>+</sup> and V<sup>-</sup> supply leads. For dual supplies, place one capacitor between V<sup>+</sup> and ground, and one capacitor between V<sup>-</sup> and ground.

#### 10 Layout

#### 10.1 Layout Guidelines

- The V+ pin must be bypassed to ground with a low-ESR capacitor.
- The optimum placement is closest to the V+ and ground pins.
- Take care to minimize the loop area formed by the bypass capacitor connection between V+ and ground.
- The ground pin must be connected to the PCB ground plane at the pin of the device.
- The feedback components must be placed as close to the device as possible to minimize strays.

#### 10.2 Layout Example







#### 11 器件和文档支持

#### 11.1 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件以及立即订购快速访问。

器件	产品文件夹	立即订购	技术文档	工具和软件	支持和社区
LMV841	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
LMV842	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处
LMV844	请单击此处	请单击此处	请单击此处	请单击此处	请单击此处

#### 表 1. 相关链接

#### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 TI.com 上的器件产品文件夹。单击右上角的通知我进行注册,即可每周接收产品 信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 11.3 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范, 并且不一定反映 TI 的观点;请参阅 TI 的 《使用条款》。

TI E2E™ 在线社区 TI 的工程师对工程师 (E2E) 社区。此社区的创建目的在于促进工程师之间的协作。在 e2e.ti.com 中,您可以咨询问题、分享知识、拓展思路并与同行工程师一道帮助解决问题。

设计支持 **71** 参考设计支持 可帮助您快速查找有帮助的 E2E 论坛、设计支持工具以及技术支持的联系信息。

#### 11.4 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### 11.5 静电放电警告



这些装置包含有限的内置 ESD 保护。存储或装卸时,应将导线一起截短或将装置放置于导电泡棉中,以防止 MOS 门极遭受静电损伤。

#### 11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

#### 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。这些数据如有变更, 恕不另行通知 和修订此文档。如欲获取此数据表的浏览器版本, 请参阅左侧的导航。



23-Oct-2017

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LMV841MG/NOPB	ACTIVE	SC70	DCK	5	1000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	A97	Samples
LMV841MGX/NOPB	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	A97	Samples
LMV842MA/NOPB	ACTIVE	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV84 2MA	Samples
LMV842MAX/NOPB	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV84 2MA	Samples
LMV842MM/NOPB	ACTIVE	VSSOP	DGK	8	1000	Green (RoHS & no Sb/Br)	CU NIPDAUAG   CU SN	Level-1-260C-UNLIM	-40 to 125	AC4A	Samples
LMV842MMX/NOPB	ACTIVE	VSSOP	DGK	8	3500	Green (RoHS & no Sb/Br)	CU NIPDAUAG   CU SN	Level-1-260C-UNLIM	-40 to 125	AC4A	Samples
LMV844MA/NOPB	ACTIVE	SOIC	D	14	55	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844MA	Samples
LMV844MAX/NOPB	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844MA	Samples
LMV844MT/NOPB	ACTIVE	TSSOP	PW	14	94	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 MT	Samples
LMV844MTX/NOPB	ACTIVE	TSSOP	PW	14	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	LMV844 MT	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <= 1000ppm threshold. Antimony trioxide based flame retardants must also meet the <= 1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.



www.ti.com

23-Oct-2017

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

#### OTHER QUALIFIED VERSIONS OF LMV841, LMV842, LMV844 :

• Automotive: LMV841-Q1, LMV842-Q1, LMV844-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LMV841MG/NOPB	SC70	DCK	5	1000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV841MGX/NOPB	SC70	DCK	5	3000	178.0	8.4	2.25	2.45	1.2	4.0	8.0	Q3
LMV842MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LMV842MM/NOPB	VSSOP	DGK	8	1000	178.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV842MMX/NOPB	VSSOP	DGK	8	3500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
LMV844MAX/NOPB	SOIC	D	14	2500	330.0	16.4	6.5	9.35	2.3	8.0	16.0	Q1
LMV844MTX/NOPB	TSSOP	PW	14	2500	330.0	12.4	6.95	5.6	1.6	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

23-Oct-2017



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LMV841MG/NOPB	SC70	DCK	5	1000	210.0	185.0	35.0
LMV841MGX/NOPB	SC70	DCK	5	3000	210.0	185.0	35.0
LMV842MAX/NOPB	SOIC	D	8	2500	367.0	367.0	35.0
LMV842MM/NOPB	VSSOP	DGK	8	1000	210.0	185.0	35.0
LMV842MMX/NOPB	VSSOP	DGK	8	3500	367.0	367.0	35.0
LMV844MAX/NOPB	SOIC	D	14	2500	367.0	367.0	35.0
LMV844MTX/NOPB	TSSOP	PW	14	2500	367.0	367.0	35.0

D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



A. An integration of the information o

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.

Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.

E. Falls within JEDEC MO-153



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



DGK (S-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.

- D Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

# PLASTIC SMALL OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AA.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### 重要声明

德州仪器 (TI) 公司有权按照最新发布的 JESD46 对其半导体产品和服务进行纠正、增强、改进和其他修改,并不再按最新发布的 JESD48 提供任何产品和服务。买方在下订单前应获取最新的相关信息,并验证这些信息是否完整且是最新的。

TI 公布的半导体产品销售条款 (http://www.ti.com/sc/docs/stdterms.htm) 适用于 TI 已认证和批准上市的已封装集成电路产品的销售。另有其他条款可能适用于其他类型 TI 产品及服务的使用或销售。

复制 TI 数据表上 TI 信息的重要部分时,不得变更该等信息,且必须随附所有相关保证、条件、限制和通知,否则不得复制。TI 对该等复制文件不承担任何责任。第三方信息可能受到其它限制条件的制约。在转售 TI 产品或服务时,如果存在对产品或服务参数的虚假陈述,则会失去相关 TI 产品或服务的明示或暗示保证,且构成不公平的、欺诈性商业行为。TI 对此类虚假陈述不承担任何责任。

买方和在系统中整合 TI 产品的其他开发人员(总称"设计人员")理解并同意,设计人员在设计应用时应自行实施独立的分析、评价和判断,且 应全权 负责并确保 应用的安全性,及设计人员的 应用 (包括应用中使用的所有 TI 产品)应符合所有适用的法律法规及其他相关要求。设计 人员就自己设计的 应用声明,其具备制订和实施下列保障措施所需的一切必要专业知识,能够(1)预见故障的危险后果,(2)监视故障及其后 果,以及(3)降低可能导致危险的故障几率并采取适当措施。设计人员同意,在使用或分发包含 TI 产品的任何 应用前,将彻底测试该等 应用 和 和该等应用所用 TI 产品的 功能而设计。

TI 提供技术、应用或其他设计建议、质量特点、可靠性数据或其他服务或信息,包括但不限于与评估模块有关的参考设计和材料(总称"TI资源"),旨在帮助设计人员开发整合了 TI 产品的 应用,如果设计人员(个人,或如果是代表公司,则为设计人员的公司)以任何方式下载、访问或使用任何特定的 TI 资源,即表示其同意仅为该等目标,按照本通知的条款使用任何特定 TI 资源。

TI 所提供的 TI 资源,并未扩大或以其他方式修改 TI 对 TI 产品的公开适用的质保及质保免责声明;也未导致 TI 承担任何额外的义务或责任。 TI 有权对其 TI 资源进行纠正、增强、改进和其他修改。除特定 TI 资源的公开文档中明确列出的测试外,TI 未进行任何其他测试。

设计人员只有在开发包含该等 TI 资源所列 TI 产品的 应用时,才被授权使用、复制和修改任何相关单项 TI 资源。但并未依据禁止反言原则或 其他法理授予您任何TI知识产权的任何其他明示或默示的许可,也未授予您 TI 或第三方的任何技术或知识产权的许可,该等产权包括但不限 于任何专利权、版权、屏蔽作品权或与使用TI产品或服务的任何整合、机器制作、流程相关的其他知识产权。涉及或参考了第三方产品或服务 的信息不构成使用此类产品或服务的许可或与其相关的保证或认可。使用 TI 资源可能需要您向第三方获得对该等第三方专利或其他知识产权 的许可。

TI 资源系"按原样"提供。TI 兹免除对资源及其使用作出所有其他明确或默认的保证或陈述,包括但不限于对准确性或完整性、产权保证、无屡 发故障保证,以及适销性、适合特定用途和不侵犯任何第三方知识产权的任何默认保证。TI 不负责任何申索,包括但不限于因组合产品所致或 与之有关的申索,也不为或对设计人员进行辩护或赔偿,即使该等产品组合已列于 TI 资源或其他地方。对因 TI 资源或其使用引起或与之有关 的任何实际的、直接的、特殊的、附带的、间接的、惩罚性的、偶发的、从属或惩戒性损害赔偿,不管 TI 是否获悉可能会产生上述损害赔 偿,TI 概不负责。

除 TI 己明确指出特定产品已达到特定行业标准(例如 ISO/TS 16949 和 ISO 26262)的要求外,TI 不对未达到任何该等行业标准要求而承担任何责任。

如果 TI 明确宣称产品有助于功能安全或符合行业功能安全标准,则该等产品旨在帮助客户设计和创作自己的 符合 相关功能安全标准和要求的 应用。在应用内使用产品的行为本身不会 配有 任何安全特性。设计人员必须确保遵守适用于其应用的相关安全要求和 标准而设计。设计人员 不可将任何 TI 产品用于关乎性命的医疗设备,除非己由各方获得授权的管理人员签署专门的合同对此类应用专门作出规定。关乎性命的医疗 设备是指出现故障会导致严重身体伤害或死亡的医疗设备(例如生命保障设备、心脏起搏器、心脏除颤器、人工心脏泵、神经刺激器以及植入 设备)。此类设备包括但不限于,美国食品药品监督管理局认定为 III 类设备的设备,以及在美国以外的其他国家或地区认定为同等类别设备 的所有医疗设备。

TI 可能明确指定某些产品具备某些特定资格(例如 Q100、军用级或增强型产品)。设计人员同意,其具备一切必要专业知识,可以为自己的 应用选择适合的产品,并且正确选择产品的风险由设计人员承担。设计人员单方面负责遵守与该等选择有关的所有法律或监管要求。 设计人员同意向 TI 及其代表全额赔偿因其不遵守本通知条款和条件而引起的任何损害、费用、损失和/或责任。

> 邮寄地址:上海市浦东新区世纪大道 1568 号中建大厦 32 楼,邮政编码: 200122 Copyright © 2018 德州仪器半导体技术(上海)有限公司

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Operational Amplifiers - Op Amps category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below :

430227FB LT1678IS8 NCV33202DMR2G NJM324E M38510/13101BPA NTE925 AZV358MTR-G1 AP4310AUMTR-AG1 AZV358MMTR-G1 SCY33178DR2G NCV20034DR2G NTE778S NTE871 NTE937 NJU7057RB1-TE2 SCY6358ADR2G NJM2904CRB1-TE1 UPC4570G2-E1-A UPC4741G2-E1-A NJM8532RB1-TE1 EL2250CS EL5100IS EL5104IS EL5127CY EL5127CYZ EL5133IW EL5152IS EL5156IS EL5162IS EL5202IY EL5203IY EL5204IY EL5210CS EL5210CYZ EL5211IYE EL5220CY EL5223CLZ EL5223CR EL5224ILZ EL5227CLZ EL5227CRZ EL5244CS EL5246CS EL5246CSZ EL5250IY EL5251IS EL5257IS EL5260IY EL5261IS EL5300IU