







INA126, INA2126 ZHCSO32C - SEPTEMBER 2000 - REVISED JANUARY 2022

# INAx126 MicroPower 仪表放大器

### 1 特性

低静态电流:175 µ A/channel 宽电源电压范围: ±1.35V 至 ±18 V 低失调电压:250µA(最大值)

• 低温漂:3 μ V/°C (最大值)

• 低噪声:35nV/√Hz

• 低输入偏置电流:25nA(最大值)

• 温度范围: - 40°C 至 +85°C

• 多种封装选项:

- 单通道:

• INA126P/PA 8 引脚 PDIP (P)

• INA126U/UA 8 引脚 SOIC (D)

• INA126E/EA 8 引脚 VSSOP (DGK)

- 双通道:


• INA2126P/PA 16 引脚 PDIP (N)

• INA2126U/UA 16 引脚 SOIC (D)

• INA2126E/EA 16 引脚 SSOP (DBQ)

### 2 应用

- 液位变送器
- 流量变送器
- 多参数患者监护仪
- 混合模块(AI、AO、DI、DO)
- 交流充电(桩)站
- 输液泵
- 心电图 (ECG)



简化版原理图:INA126

### 3 说明

INA126 和 INA2126 (INAx126) 是用于精确、低噪声、 差分信号采集的精密仪表放大器。这些器件均采用双运 算放大器设计,具有低静态电流(175 μ A/通道),可 提供出色的瞬态性能。由于这些特性再加上 ±1.35V 至 ±18V 的宽工作电压范围,因此 INAx126 非常适合便携 式仪表和数据采集系统。


可通过单个外部电阻器在 5V/V 到 10000V/V 范围内设 置增益。精密输入电路提供低失调电压(250 µ V,最 大值)、低失调电压漂移(3 µ V/°C,最大值)和出色 的共模抑制。

所有版本的额定工作温度范围均为 - 40°C 至 +85°C 工业温度范围。

### 器件信息

器件型号	封装 <sup>(1)</sup>	封装尺寸(标称值)
	PDIP (8)	6.35mm × 9.81mm
INA126	SOIC (8)	3.91mm × 4.90mm
	VSSOP (8)	3.00mm × 3.00mm
	PDIP (16)	6.35mm × 19.30mm
INA2126	SOIC (16)	3.91mm × 9.90mm
	SSOP (16)	3.90mm x 4.90mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 (1)



简化版原理图:INA2126



### **Table of Contents**

1 特性	1	8 Application and Implementation	13
		8.1 Application Information	
- <del>,                               </del>		8.2 Typical Application	
4 Revision History		9 Power Supply Recommendations	17
5 Pin Configuration and Functions		9.1 Low-Voltage Operation	
6 Specifications		10 Layout	
6.1 Absolute Maximum Ratings		10.1 Layout Guidelines	18
6.2 ESD Ratings		10.2 Layout Example	19
6.3 Recommended Operating Conditions		11 Device and Documentation Support	<mark>2</mark> 0
6.4 Thermal Information: INA126		11.1 Device Support	<mark>2</mark> 0
6.5 Thermal Information: INA2126		11.2 接收文档更新通知	20
6.6 Electrical Characteristics		11.3 支持资源	20
6.7 Typical Characteristics		11.4 Trademarks	
7 Detailed Description		11.5 Electrostatic Discharge Caution	
7.1 Overview		11.6 术语表	
7.2 Functional Block Diagram		12 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	20
7.4 Device Functional Modes			

4 Revision History 注:以前版本的页码可能与当前版本的页码不同

C	hanges from Revision B (December 2015) to Revision C (December 2021)	Page
•	更新了整个文档中的表格、图和交叉参考的编号格式	1
•	Added dual supply specification to Absolute Maximum Ratings	
•	Deleted redundant operating temperature and input common mode voltage specifications in Recommen	nded
	Operating Conditions	5
•	Added dual supply and specified temperature specifications in Recommended Operating Conditions	5
•	Added proper signs for PSRR and input bias current specifications in Electrical Characteristics	<mark>7</mark>
•	Deleted V <sub>O</sub> = 0 V test condition of common-mode voltage specification in <i>Electrical Characteristics</i>	<mark>7</mark>
•	Changed common-mode voltage specification from ±11.25 V minimum, to - 11.25 V minimum and 11.2 maximum, in <i>Electrical Characteristics</i>	
•	Changed minimum CMRR specification for INA126U/E, INA2126E from 83 dB to 80 dB in <i>Electrical Characteristics</i>	7
•	Added typical input bias current specification of ±10 nA for INA126PA/UA/EA and INA2126PA/UA/EA in Electrical Characteristics	
•	Changed current noise specifications in <i>Electrical Characteristics</i> from 60 fA/ $\sqrt{\text{Hz}}$ to 160 fA/ $\sqrt{\text{Hz}}$ for f = kHz, and from 2 pApp to 7.3 pApp for f = 0.1 Hz to 10 Hz	= 1
•	Changed test condition for short-circuit current specification in <i>Electrical Characteristics</i> from "Short circuit or "Continuous to V <sub>S</sub> / 2" for clarity	cuit to
•	Changed short-circuit current specification in <i>Electrical Characteristics</i> from +10/-5 mA to ±5 mA	
•	Deleted redundant voltage range, operating temperature range, and specification temperature range	
	specifications from Electrical Characteristics	<mark>7</mark>
•	Changed Figures 6-7, 6-10, 6-13, 6-14, 6-15, 6-16, 6-17	9
•	Added Figure 6-11	9
C	hanges from Revision A (August 2005) to Revision B (December 2015)	Page
•	添加了 ESD 等级表、特性说明部分、器件功能模式、应用和实施部分、电源相关建议部分、布局部分件和文档支持部分以及机械、封装和可订购信息部分	



# **5 Pin Configuration and Functions**




图 5-1. INA126: P (8-Pin PDIP), D (8-Pin SOIC), and DGK (8-Pin VSSOP) Packages, Top View

表 5-1. Pin Functions: INA126

PIN		I/O	DESCRIPTION		
NO.	NAME	1/0	DESCRIPTION		
1, 8	R <sub>G</sub>	_	Gain setting pin. For gains greater than 5 place a gain resistor between pin 1 and pin 8.		
2	V - IN	I	Negative input		
3	V+ <sub>IN</sub>	I	Positive input		
4	V -	_	Negative supply		
5	Ref	I	Reference input. This pin must be driven by a low impedance or connected to ground.		
6	Vo	0	Output		
7	V+	_	Positive supply		






图 5-2. INA2126: N (16-Pin PDIP), D (16-Pin SOIC), and DBQ (16-Pin SSOP) Packages, Top View

表 5-2. Pin Functions: INA2126

PIN		I/O	DESCRIPTION
NO.	NAME	1/0	DESCRIPTION
1	V - INA	I	Negative input for amplifier A
2	V+ <sub>INA</sub>	I	Positive input for amplifier A
3, 4	R <sub>GA</sub>	_	Gain setting pin for amplifier A. For gains greater than 5 place a gain resistor between pin 3 and pin 4.
5	Ref <sub>A</sub>	I	Reference input for amplifier A. This pin must be driven by a low impedance or connected to ground.
6	V <sub>OA</sub>	0	Output of amplifier A
7	Sense <sub>A</sub>	I	Feedback for amplifier A. Connect to VOA, amplifier A output.
8	V -	_	Negative supply
9	V+	_	Positive supply
10	Sense <sub>B</sub>	ı	Feedback for amplifier B. Connect to VOB, amplifier B output.
11	V <sub>OB</sub>	0	Output of amplifier B
12	Ref <sub>B</sub>	1	Reference input for amplifier B. This pin must be driven by a low impedance or connected to ground.
13, 14	R <sub>GB</sub>	_	Gain setting pin for amplifier B. For gains greater than 5 place a gain resistor between pin 13 and pin 14.
15	V+ <sub>INB</sub>	1	Positive input for amplifier B
16	V - <sub>INB</sub>	I	Negative input for amplifier B

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



### **6 Specifications**

### **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
V	Supply voltage dual supply, $V_S = (V+) - (V - )$		±18	V	
V <sub>S</sub>	Supply voltage single supply, $V_S = (V+) - (V - )$		36		
	Input signal voltage <sup>(2)</sup>	(V - ) - 0.7	(V+) + 0.7	V	
	Input signal current <sup>(2)</sup>		10	mA	
	Output short-circuit <sup>(3)</sup>	Continu	uous		
T <sub>A</sub>	Operating Temperature	- 55	125	°C	
	Lead temperature (soldering, 10 s)		300	°C	
T <sub>stg</sub>	Storage Temperature	- 55	125	°C	

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

			VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

			MIN	TYP	MAX	UNIT
Vs	Supply voltage	Single-supply	2.7	30	36	V
		Dual-supply	±1.35	±15	±18	
T <sub>A</sub>	Specified temperature		- 40		85	°C

<sup>(2)</sup> Input signal voltage is limited by internal diodes connected to power supplies. See Input Protection.

<sup>(3)</sup> Short-circuit to V<sub>S</sub> / 2.



### 6.4 Thermal Information: INA126

	THERMAL METRIC <sup>(1)</sup>	PDIP	SOIC	VSSOP	UNIT
		8 PINS	8 PINS	8 PINS	
R <sub>0</sub> JA	Junction-to-ambient thermal resistance	52.2	116.4	167.8	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	41.6	62.4	60.9	°C/W
R <sub> θ JB</sub>	Junction-to-board thermal resistance	29.4	57.7	88.9	°C/W
ΨJT	Junction-to-top characterization parameter	18.9	10.0	7.3	°C/W
ψ ЈВ	Junction-to-board characterization parameter	29.2	57.1	87.3	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Thermal Information: INA2126

			INA2126		
	THERMAL METRIC(1)	PDIP	SOIC	SSOP	UNIT
		16 PINS	16 PINS	16 PINS	
R <sub> θ JA</sub>	Junction-to-ambient thermal resistance	39.3	76.2	115.8	°C/W
R <sub>θ JC(top)</sub>	Junction-to-case (top) thermal resistance	26.2	37.8	67.0	°C/W
R <sub> θ JB</sub>	Junction-to-board thermal resistance	20.1	33.5	58.3	°C/W
ψ <sub>JT</sub>	Junction-to-top characterization parameter	10.7	7.5	19.9	°C/W
ψ ЈВ	Junction-to-board characterization parameter	19.9	33.3	57.9	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

### **6.6 Electrical Characteristics**

at  $T_A$  = 25°C,  $V_S$  = ±15 V,  $R_L$  = 25 k $\Omega$ ,  $V_{REF}$  = 0 V, and  $V_{CM}$  =  $V_S$  / 2 (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
INPUT							
V	Offeet veltage (PTI)	INA126P/U/E INA2126P/U/E			±100	±250	/
V <sub>OS</sub>	Offset voltage (RTI)	INA126PA/UA/EA INA2126PA/UA/EA			±150	±500	μV
	Officet voltage drift (DTI)	T - 40°C to 105°C	INA126P/U/E INA2126P/U/E		±0.5	±3	\//°C
	Offset voltage drift (RTI)	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	INA126PA/UA/EA INA2126PA/UA/EA		±0.5	±5	μV/°C
PSRR	Power-supply rejection ratio	V <sub>S</sub> = ±1.35 V to ±18 V	INA126P/U/E INA2126P/U/E		±5	±15	uV/V
FOILIX	(RTI)	V <sub>S</sub> = 11.33 V to 110 V	INA126PA/UA/EA INA2126PA/UA/EA		±5	±50	uv/v
	Input impedance				1    4		GΩ    pF
	0.6.11.	R <sub>S</sub> = 0 Ω		(V - ) - 0.5		(V+) + 0.5	.,
	Safe input voltage	R <sub>S</sub> = 1 k Ω		(V - ) - 10		(V+) + 10	V
V <sub>CM</sub>	Common-mode voltage <sup>(1)</sup>			- 11.25	±11.5	11.25	V
	Channel seperation (dual)	G = 5, dc			130		dB
	Common-mode rejection ratio		INA126P INA2126P	83	94		
CMRR		$R_S = 0 \Omega$ , $V_{CM} = \pm 11.25 V$	INA126U/E INA2126U/E	80	94		dB
			INA126PA/UA/EA INA2126PA/UA/EA	74	83		
INPUT B	IAS CURRENT		<u>'</u>				
	Innut bing gumant	INA126P/U/E INA2126P/U/E			±10	±25	^
I <sub>B</sub>	Input bias current	INA126PA/UA/EA INA2126PA/UA/EA			±10	±50	nA
	Input bias current drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±30		pA/℃
	land offer to a sum of	INA126P/U/E INA2126P/U/E			±0.5	±2	nA
I <sub>OS</sub>	Input offset current	INA126PA/UA/EA INA2126PA/UA/EA			±0.5	±5	nA
	Input offset current drift	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$			±10		pA/℃
GAIN							I
	Gain equation			5+(	(80 kΩ / R <sub>G</sub> )		V/V
G	Gain			5		10000	V/V
			INA126P/U/E INA2126P/U/E		±0.02	±0.1	
		$G = 5$ , $V_O = \pm 14 \text{ V}$	INA126PA/UA/EA INA2126PA/UA/EA		±0.02	±0.18	
GE	Gain error	0. 400 \( \text{10.} \)	INA126P/U/E INA2126P/U/E		±0.2	±0.5	%
		G = 100, V <sub>O</sub> = ±12 V	INA126PA/UA/EA INA2126PA/UA/EA		±0.2	±1	
	0 - :- 1-:(1/2)	T 4000 L 0500	G = 5		±2	±10	10.0
	Gain drift <sup>(2)</sup>	$T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$	G = 100		±25	±100	ppm/°C
	Gain nonlinearity	G = 100, V <sub>O</sub> = ±14 V	·		±0.002	±0.012	%

### **6.6 Electrical Characteristics (continued)**

at T<sub>A</sub> = 25°C, V<sub>S</sub> =  $\pm 15$  V, R<sub>L</sub> = 25 k $\Omega$ , V<sub>REF</sub> = 0 V, and V<sub>CM</sub> = V<sub>S</sub> / 2 (unless otherwise noted)


	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT	
NOISE								
		f = 1 kHz			35			
_	\/-\{\-\nu_{\nu_{\nu_{\nu_{\nu_{\nu_{\nu_{\nu_{	f = 100 Hz			35		nV/√ <del>Hz</del>	
e <sub>N</sub>	Voltage noise	f <sub>B</sub> = 10 Hz			45			
		f <sub>B</sub> = 0.1 Hz to 10 Hz			0.7		μV <sub>PP</sub>	
	0	f = 1 kHz			160		fA/ √ <del>Hz</del>	
I <sub>n</sub>	Current noise	f <sub>B</sub> = 0.1Hz to 10Hz	<sub>3</sub> = 0.1Hz to 10Hz		7.3		pA <sub>PP</sub>	
OUTPL	JT							
	Positive output voltage swing			(V+) - 0.9	(V+) - 0.75		V	
	Negative output voltage swing				(V - ) + 0.8		V	
I <sub>SC</sub>	Short-circuit current	Continuous to V <sub>S</sub> / 2			±5		mA	
C <sub>L</sub>	Load capacitance	Stable operation			1000		pF	
FREQU	JENCY RESPONSE			-				
		G = 5			200			
BW	Bandwidth, - 3 dB	G = 100			9		kHz	
		G = 500			1.8			
SR	Slew rate	G = 5, V <sub>O</sub> = ±10 V			0.4		V/µs	
			G = 5		30			
t <sub>S</sub>	Settling time	To 0.01%, V <sub>STEP</sub> = 10 V	G = 100		160		μs	
			G = 500		1500			
	Overload recovery	50% input overload			4		μs	
POWE	R SUPPLY							
IQ	Quiescent current (per channel)	I <sub>O</sub> = 0 mA			±175	±200	μA	

<sup>(1)</sup> Input voltage range of the instrumentation amplifier input stage. The input range depends on the common-mode voltage, differential voltage, gain, and reference voltage. See *Typical Characteristic* curves.

<sup>(2)</sup> The values specified for G > 5 do not include the effects of the external gain-setting resistor, R<sub>G</sub>.

### **6.7 Typical Characteristics**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V (unless otherwise noted)







图 6-1. Gain vs Frequency

图 6-2. Common-Mode Rejection vs Frequency







图 6-3. Positive Power Supply Rejection vs Frequency

图 6-4. Negative Power Supply Rejection vs Frequency







图 6-5. Input Common-Mode Voltage Range vs Output Voltage

图 6-6. Input Common-Mode Voltage Range vs Output Voltage




### **6.7 Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V (unless otherwise noted)



### **6.7 Typical Characteristics (continued)**

at  $T_A = 25$ °C,  $V_S = \pm 15$  V (unless otherwise noted)




### 7 Detailed Description

### 7.1 Overview

The INAx126 use only two, rather than three, operational amplifiers, providing savings in power consumption. In addition, the input resistance is high and balanced, thus permitting the signal source to have an unbalanced output impedance.

A minimum circuit gain of 5 permits an adequate dc common-mode input range, as well as sufficient bandwidth for most applications.

### 7.2 Functional Block Diagram



### 7.3 Feature Description

The INAx126 are low-power, general-purpose instrumentation amplifiers offering excellent accuracy. The versatile two-operational-amplifier design and small size make the amplifiers an excellent choice for a wide range of applications. The two-op-amp topology reduces power consumption. A single external resistor sets any gain from 5 to 10,000. These devices operate with power supplies as low as  $\pm 1.35$  V, and a quiescent current of 200  $\mu$  A maximum.

### 7.4 Device Functional Modes

### 7.4.1 Single-Supply Operation

The INAx126 can be used on single power supplies from 2.7 V to 36 V. Use the output REF pin to level shift the internal output voltage into a linear operating condition. Ideally, connect the REF pin to a potential that is midsupply to avoid saturating the output of the amplifiers. See #8.1 for information on how to adequately drive the reference pin.

Submit Document Feedback

### 8 Application and Implementation

### 备注

以下应用部分中的信息不属于 TI 器件规格的范围, TI 不担保其准确性和完整性。TI 的客户应负责确定器件是否适用于其应用。客户应验证并测试其设计,以确保系统功能。

### 8.1 Application Information

The INAx126 measures small differential voltage with high common-mode voltage developed between the noninverting and inverting input. The high input impedance make the INAx126 an excellent choice for a wide range of applications. The INAx126 can adjust the functionality of the output signals by setting the reference pin, giving additional flexibility that is practical for multiple configurations.

### 8.2 Typical Application

8-1 shows the basic connections required for operation of the INA126. Applications with noisy or high impedance power supplies may require decoupling capacitors close to the device pins as shown.

The output is referred to the output reference (Ref) pin, which is normally grounded. This connection must be low-impedance to maintain good common-mode rejection. A resistance of 8  $\Omega$  in series with the Ref pin causes a typical device to degrade to approximately 80-dB CMR.

The dual version INA2126 has feedback-sense connections, Sense<sub>A</sub> and Sense<sub>B</sub>, that must be connected to the respective output pins for proper operation. The sense connection can sense the output voltage directly at the load for best accuracy.




图 8-1. Basic Connections

### 8.2.1 Design Requirements

For the traces shown in \( \begin{array}{c} 8-2 and \begin{array}{c} 8-3: \end{array} \)

- · Common-mode rejection of at least 80 dB
- Gain of 250

### 8.2.2 Detailed Design Procedure

### 8.2.2.1 Setting the Gain

Gain is set by connecting an external resistor, R<sub>G</sub>:

$$g = 5 + 80 \text{ k}\Omega / R_G$$
 (1)

Commonly used gains and R<sub>G</sub> resistor values are shown in  $\boxtimes$  8-1.

The 80-k $\Omega$  term in 方程式 1 comes from the internal metal-film resistors, which are laser-trimmed to accurate absolute values. The accuracy and temperature coefficient of these resistors are included in the gain accuracy and drift specifications.

The stability and temperature drift of the external gain setting resistor,  $R_G$ , also affects gain. The  $R_G$  contribution to gain accuracy and drift can be directly inferred from  $\mathcal{F}$ Reg. 1. Low resistor values required for high gain can make wiring resistance important. Sockets add to the wiring resistance, which contributes additional gain error in gains of approximately 100 or greater.

### 8.2.2.2 Offset Trimming

The INAx126 family features low offset voltage and offset voltage drift. Most applications require no external offset adjustment. 🗵 8-2 shows an optional circuit for trimming the output offset voltage. The voltage applied to the Ref pin is added to the output signal. An operational amplifier buffer provides low impedance at the Ref pin to preserve good common-mode rejection.




图 8-2. Optional Trimming of Output Offset Voltage

### 8.2.2.3 Input Bias Current Return

The input impedance of the INAx126 is extremely high at approximately  $10^9~\Omega$ . However, a path must be provided for the input bias current of both inputs. This input bias current is typically – 10 nA (current flows out of the input pins). High input impedance means that this input bias current changes very little with varying input voltage.

Input circuitry must provide a path for this input bias current for proper operation. 🛭 8-3 shows various provisions for an input bias current path. Without a bias current path, the inputs float to a potential that exceeds the common-mode range, and the input amplifiers will saturate.

If the differential source resistance is low, the bias current return path can be connected to one input (see the thermocouple example in 8-3). With higher source impedance, using two equal resistors provides a balanced input with the advantages of lower input offset voltage due to bias current and better high-frequency common-mode rejection.




图 8-3. Providing an Input Common-Mode Current Path

### 8.2.2.4 Input Common-Mode Range

The input common-mode range of the INAx126 is shown in # 6.7. The common-mode range is limited on the negative side by the output voltage swing of  $A_2$ , an internal circuit node that cannot be measured on an external pin. The output voltage of  $A_2$  can be expressed as shown in  $<math>\pi$  7程式 2:

$$V_{O2} = 1.25 \,V^{-}_{IN} - (V^{+}_{IN} - V^{-}_{IN}) (10 \,k\Omega/R_{G})$$
 (2)

where

Voltages referred to Ref, pin 5

The internal op amp  $A_2$  is identical to  $A_1$ , with an output swing typically limited to 0.7 V from the supply rails. When the input common-mode range is exceeded ( $A_2$  output is saturated),  $A_1$  can still be in linear operation and respond to changes in the noninverting input voltage. The output voltage, however, will be invalid.

MATH

### 8.2.2.5 Input Protection


The inputs are protected with internal diodes connected to the power-supply rails. These diodes clamp the applied signal to prevent the signal from exceeding the power supplies by more than approximately 0.7 V. If the signal-source voltage can exceed the power supplies, the source current should be limited to less than 10 mA. This limiting can generally be done with a series resistor. Some signal sources are inherently current-limited, and do not require limiting resistors.

### 8.2.2.6 Channel Crosstalk—Dual Version

The two channels of the INA2126 are completely independent, including all bias circuitry. At dc and low frequency, there is virtually no signal coupling between channels. Crosstalk increases with frequency and depends on circuit gain, source impedance, and signal characteristics.

As source impedance increases, careful circuit layout can help achieve lowest channel crosstalk. Most crosstalk is produced by capacitive coupling of signals from one channel to the input section of the other channel. To minimize coupling, separate the input traces as far as practical from any signals associated with the opposite channel. A grounded guard trace surrounding the inputs helps reduce stray coupling between channels. Carefully balance the stray capacitance of each input to ground, and run the differential inputs of each channel parallel to each other, or directly adjacent on top and bottom side of a circuit board. Stray coupling then tends to produce a common-mode signal that is rejected by the IA input.

### 8.2.3 Application Curves



Operation

Source


H

Window

Istrop

CH1 10.0dB 125Hz (2.50kS/s)
16-Oct-15 13:16 59.6733Hz

图 8-5. FFT of Signal in Previous Figure Shows Both the 60-Hz Common-mode Along With 5-kHz Differential Signal



of the INA126 With a Gain of 250




图 8-7. FFT of the INA126 Output Shows that the 60-Hz Common-mode Signal is Rejected

# 9 Power Supply Recommendations

### 9.1 Low-Voltage Operation

The INAx126 can be operated on power supplies as low as  $\pm 1.35$  V. Performance remains excellent with power supplies ranging from  $\pm 1.35$  V to  $\pm 18$  V. Most parameters vary only slightly throughout this supply voltage range (see # 6.7). Operation at low supply voltage requires careful attention to make sure that the common-mode voltage remains within the linear range (see # 6-5 and # 6-6).

The INAx126 operates from a single power supply with careful attention to input common-mode range, output voltage swing of both op amps, and the voltage applied to the Ref pin. 

■ 9-1 shows a bridge amplifier circuit operated from a single 5-V power supply. The bridge provides an input common-mode voltage near 2.5 V, with a relatively small differential voltage.




图 9-1. Bridge Signal Acquisition, Single 5-V Supply

### 10 Layout

### 10.1 Layout Guidelines

Attention to good layout practices is always recommended. For best operational performance of the device, use good printed circuit board (PCB) layout practices, including:

- Make sure that both input paths are well-matched for source impedance and capacitance to avoid converting common-mode signals into differential signals. In addition, parasitic capacitance at the gain-setting pins can also affect CMRR over frequency. For example, in applications that implement gain switching using switches or PhotoMOS® relays to change the value of R<sub>G</sub>, select the component so that the switch capacitance is as small as possible.
  - Connect low-ESR, 0.1- μ F ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective
  methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes.
  A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital
  and analog grounds, paying attention to the flow of the ground current. For more detailed information, see
  PCB Design Guidelines For Reduced EMI.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better than in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in 🖺 10-1, keep R<sub>G</sub> close to the pins to minimize parasitic capacitance.
- · Keep the traces as short as possible



## 10.2 Layout Example




图 10-1. INA126 Layout Example




图 10-2. INA2126 Layout Example

### 11 Device and Documentation Support

### 11.1 Device Support

### 11.1.1 Development Support

### 11.1.1.1 PSpice® for TI

PSpice® for TI is a design and simulation environment that helps evaluate performance of analog circuits. Create subsystem designs and prototype solutions before committing to layout and fabrication, reducing development cost and time to market.

### 11.2 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击订阅更新进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

### 11.3 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解 答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI的《使用条款》。

### 11.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

PhotoMOS® is a registered trademark of Panasonic Corporation.

PSpice® is a registered trademark of Cadence Design Systems. Inc.

所有商标均为其各自所有者的财产。

### 11.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 11.6 术语表

TI 术语表

本术语表列出并解释了术语、首字母缩略词和定义。

### 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



19-Jan-2023

www.ti.com

# PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA126E/250	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-55 to 125	A26	Samples
INA126E/250G4	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR	-55 to 125	A26	Samples
INA126E/2K5	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI	Level-2-260C-1 YEAR		A26	Samples
INA126EA/250	ACTIVE	VSSOP	DGK	8	250	RoHS & Green	Call TI	Level-2-260C-1 YEAR		A26	Samples
INA126EA/2K5	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI	Level-2-260C-1 YEAR		A26	Samples
INA126EA/2K5G4	ACTIVE	VSSOP	DGK	8	2500	RoHS & Green	Call TI	Level-2-260C-1 YEAR		A26	Samples
INA126U	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		INA 126U	Samples
INA126U/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		INA 126U	Samples
INA126UA	ACTIVE	SOIC	D	8	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		INA 126U A	Samples
INA126UA/2K5	ACTIVE	SOIC	D	8	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR		INA 126U A	Samples
INA2126E/250	ACTIVE	SSOP	DBQ	16	250	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 2126E A	Samples
INA2126E/2K5	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 2126E A	Samples
INA2126EA/250	ACTIVE	SSOP	DBQ	16	250	RoHS & Green	Call TI	Level-3-260C-168 HR		INA 2126E A	Samples
INA2126EA/2K5	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR		INA 2126E A	Samples
INA2126U	ACTIVE	SOIC	D	16	40	RoHS & Green	Call TI	Level-3-260C-168 HR		INA2126U	Samples

www.ti.com 19-Jan-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
INA2126UA	ACTIVE	SOIC	D	16	40	RoHS & Green	Call TI	Level-3-260C-168 HR	-40 to 85	INA2126U A	Samples
INA2126UA/2K5	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-3-260C-168 HR	-40 to 85	INA2126U A	Samples
INA2126UE4	ACTIVE	SOIC	D	16	40	RoHS & Green	Call TI	Level-3-260C-168 HR		INA2126U	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




# **PACKAGE OPTION ADDENDUM**

www.ti.com 19-Jan-2023



www.ti.com 18-Feb-2023


### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
INA126E/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126E/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126E/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126E/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126EA/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126EA/250	VSSOP	DGK	8	250	180.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126EA/2K5	VSSOP	DGK	8	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
INA126U/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA126UA/2K5	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA2126E/2K5	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA2126EA/250	SSOP	DBQ	16	250	180.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
INA2126UA/2K5	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1



www.ti.com 18-Feb-2023




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
INA126E/250	VSSOP	DGK	8	250	210.0	185.0	35.0
INA126E/250	VSSOP	DGK	8	250	210.0	185.0	35.0
INA126E/2K5	VSSOP	DGK	8	2500	356.0	356.0	35.0
INA126E/2K5	VSSOP	DGK	8	2500	356.0	356.0	35.0
INA126EA/250	VSSOP	DGK	8	250	210.0	185.0	35.0
INA126EA/250	VSSOP	DGK	8	250	210.0	185.0	35.0
INA126EA/2K5	VSSOP	DGK	8	2500	367.0	367.0	35.0
INA126EA/2K5	VSSOP	DGK	8	2500	367.0	367.0	35.0
INA126U/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA126UA/2K5	SOIC	D	8	2500	356.0	356.0	35.0
INA2126E/2K5	SSOP	DBQ	16	2500	356.0	356.0	35.0
INA2126EA/250	SSOP	DBQ	16	250	210.0	185.0	35.0
INA2126UA/2K5	SOIC	D	16	2500	356.0	356.0	35.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Feb-2023

### **TUBE**



### \*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
INA126U	D	SOIC	8	75	506.6	8	3940	4.32
INA126UA	D	SOIC	8	75	506.6	8	3940	4.32
INA2126U	D	SOIC	16	40	506.6	8	3940	4.32
INA2126UA	D	SOIC	16	40	506.6	8	3940	4.32
INA2126UE4	D	SOIC	16	40	506.6	8	3940	4.32

# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



# D (R-PDSO-G16)

# PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.






SMALL OUTLINE INTEGRATED CIRCUIT



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT




NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.






SHRINK SMALL-OUTLINE PACKAGE



- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# DGK (S-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per end.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.50 per side.
- E. Falls within JEDEC MO-187 variation AA, except interlead flash.



# DGK (S-PDSO-G8)

## PLASTIC SMALL OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



### 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023,德州仪器 (TI) 公司

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Instrumentation Amplifiers category:

Click to view products by Texas Instruments manufacturer:

Other Similar products are found below:

INA351AIDSGR AD620RX ADA4530-1ARZ-RL AD8421ARMZ-RL TPA1286-SO1R AD624AD/+ RS633EHXM SGM620XS8G/TR INA848IDR
INA351AIDSGR AD620RX ADA4530-1ARZ-RL AD8421ARMZ-RL TPA1286-VS1R MCP6N16-100EMF JM38510/13501BGA
MCP6N16-001E/MF AD8422BRMZ-R7 AD8426BCPZ-R7 INA188IDRJR AD8220BRMZ-R7 LTC1100CN8#PBF INA333AIDGKRG4
INA826SIDRCT INA826SIDRCR AD8221ARMZ AD8226ARZ-RL AD694JN AD8420ARMZ-RL AD620ANZ AD621BR AD622ANZ
AD623ANZ AD623BNZ AD625BDZ AD694JNZ AD620SQ/883B AD8220ARMZ-R7 AD8220WARMZ AD8221ARMZ-R7
AD8224ACPZ-R7 AD8227ARMZ AD8223ARMZ-R7 AD8223ARMZ-R7 AD8226ARMZ AD8228ARMZ-R7
AD8236ARMZ-R7 AD8237ARMZ AD8237ARMZ AD8237ARMZ-R7 AD8250ARMZ