



# Quad-channel high-side driver with 16-bit SPI interface for automotive applications

Datasheet - production data



# PowerSSO-36

# **Features**

Channel	V <sub>CC</sub>	R <sub>ON(typ)</sub>	I <sub>LIMH(typ)</sub>
0–1	28 V	35 mΩ	35 A
2–3	28 V	9 mΩ	80 A

· AEC-Q100 qualified



- General
  - 16-bit ST-SPI for full diagnostic with 8 bits Short Frame option
  - Programmable Bulb/LED mode for ch. 0-1
  - Advanced limp home functions for robust fail-safe system
  - Very low standby current
  - Optimized electromagnetic emissions
  - Very low electromagnetic susceptibility
  - Control through direct inputs and / or SPI
  - Compliant with European directive 2002/95/EC
- Diagnostic functions
  - Multiplex proportional load current sense
  - Synchronous diagnostic of over load and short to GND, output shorted to V<sub>CC</sub> and OFF-state open-load
  - Programmable case overtemperature warning
- Protection
  - Two levels load current limitation
  - Self limiting of fast thermal transients

- Undervoltage shutdown
- Overvoltage clamp
- Latch-off or programmable time limited auto restart (power limitation and overtemperature shutdown)
- Load dump protected
- Protection against loss of ground

# **Description**

The VNQ7004SY is a device made using STMicroelectronics® VIPower® technology. It is intended for driving resistive or inductive loads directly connected to ground. The device is protected against voltage transient on V<sub>CC</sub> pin.

An 8 bit short frame access to output control registers is provided allowing PWM control through SPI with high granularity.

An analog current feedback for each channel is connected to the CURRENT-SENSE pin via a multiplexer. The device detects open-load in OFF-state conditions.

Real time diagnostic is available through the SPI bus (open-load, output short to  $V_{CC}$ , overtemperature, communication error, power limitation or latch off).

Output current limitation protects the device in an over load condition. The device can limit the dissipated power to a safe level up to thermal shutdown intervention. Thermal shutdown can be configured as latched off or programmable time limited auto restart.

The device enters a limp home mode in case of loss of digital supply  $(V_{DD})$ , reset of digital memory or watchdog monitoring time-out event. In this mode states of channel 0, 1, 2 or 3 are respectively controlled by four dedicated pins IN0, IN1, IN2 and IN3. Channel 0 and 1 can be programmed via SPI for load type (BULB/ LED mode).

Contents VNQ7004SY

# **Contents**

1	Bloc	k diagra	am and pin description	8
2	Fund	ctional	description	11
	2.1	Device	e interfaces	11
	2.2	Operat	ting modes	11
		2.2.1	Startup transition phase	11
		2.2.2	Reset mode	11
		2.2.3	Fail Safe mode	12
		2.2.4	Normal mode	13
		2.2.5	Standby mode	15
		2.2.6	Sleep mode 1	17
		2.2.7	Sleep mode 2	17
		2.2.8	Battery undervoltage mode	17
		2.2.9	Limp Home mode	19
3	Prot	ections		23
	3.1	Pre-wa	arning	23
	3.2	Junctio	on overtemperature (OT)	23
	3.3	Power	limitation (PL)	24
4	SPI f	unction	nal description	26
	4.1	SPI co	ommunication	26
		4.1.1	Signal description	
		4.1.2	Connecting to the SPI bus	
		4.1.3	SPI mode	27
	4.2	SPI pro	otocol	28
		4.2.1	SDI format	28
		4.2.2	SDO format	29
		4.2.3	Operating code definition	29
		4.2.4	Special commands	32
	4.3	Regist	er map	
		4.3.1	Global Status byte description	
		4.3.2	RAM	
		4.3.3	ROM	



		4.3.4	SPI modes	36
	4.4	Output	switching slopes control 3	38
	4.5	Output	control	38
	4.6	Control	registers	10
		4.6.1	Address 0x00h — Control Register (CTLR)	40
		4.6.2	Address 0x01h — Direct Input Enable Control Register (DIENCR)4	41
		4.6.3	Address 0x02h — Open-load OFF-State Control Register (OLOFFCR)	12
		4.6.4	Address 0x03h — Channel Control Register (CCR)	12
		4.6.5	Address 0x04h — Fast Switching Configuration Register (FASTSWCR)	
		4.6.6	Address 0x06h — CurrentSense Multiplexer Control Register (CSMUXCR)	43
		4.6.7	Address 0x07h — SPI Output Control Register (SOCR)	43
		4.6.8	Address 0x08h — Channel Latch OFF Timer Control Register (ch0, ch1) (CHLOFFTCR0,1)	
		4.6.9	Address 0x09h — Channel Latch OFF Timer Control Register (ch2, ch3) (CHLOFFTCR2,3)	
5	Diagn	ostic .	4	ŀ6
	5.1	Analogu	ue diagnostic	16
	5.2	Digital o	liagnostic	<del>1</del> 6
		5.2.1	Status registers	48
	5.3	Over loa	ad (VDS high voltage, Over Load (OVL))	18
	5.4	Open-lo	ad ON-state detection4	19
	5.5	Open-lo	ad OFF-state detection4	19
	5.6	Address	s 0x2Fh — DIENSR: Direct Input Status register 5	50
	5.7	Address	s 0x30h — Channel Feedback Status Register (CHFBSR) 5	51
	5.8		s 0x31h — Open-load OFF-State / Stuck to VCC Status Register (FCR)	51
	5.9	Address	s 0x32h — Channels latch-off status register (CHLOFFSR) 5	52
	5.10	Address	s 0x33h — VDS Feedback Status Register (VDSFSR) 5	52
	5.11		s 0x34h — Generic Status Register (GENSR)	
	5.12		s 0x3Fh — Configuration Register (CONFIG)	
6	Progr	ammab	le blanking window	57
	6.1	Timer .	5	57
	6.2	Blankin	g window values	57

	6.3	Limp Home mode	)
	6.4	Registers	)
7	Elect	rical specifications 60	)
	7.1	Absolute maximum ratings 60	)
	7.2	Thermal data 61	
	7.3	SPI electrical characteristics 61	
	7.4	Electrical characteristics 67	,
		7.4.1 BULB mode	)
		7.4.2 LED mode (Channel 0, 1)	
8	ISO I	Pulse 78	;
9	Appl	ication schematics	)
10	Pack	age and PCB thermal data81	
	10.1	PowerSSO-36 thermal data 81	
11	Maxi	mum demagnetization energy (VCC = 16 V) 86	;
12	Pack	age information	,
	12.1	PowerSSO-36 package information	,
	12.2	PowerSSO-36 packing information	)
	12.3	PowerSSO-36 marking information	•
13	Orde	r codes	;
14	Revi	sion history	

VNQ7004SY List of tables

# List of tables

Table 3. Frame 1: read (ROM) 0x3FH 0x Table 4. Frame 1: write CTRL 0x10 Table 5. Frame 2: write CTRL 0x01 Table 6. Frame 1: write CTRL 0x20 Table 7. Frame 2: write CTRL 0x20 Table 8. Frame 2: write CTRL 0x20 Table 9. Frame 2: write CTRL 0x20 Table 10. Operating modes Table 11. SPI signal description Table 12. Command byte Table 13. Input data byte Table 14. Global status byte Table 15. Output data byte Table 16. Operating codes Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read	Table 1.	Pin functionality description	
Table 4. Frame 1: write CTRL 0x10 Table 5. Frame 2: write CTRL 0x10 Table 6. Frame 2: write CTRL 0x20 Table 7. Frame 2: write CTRL 0x20 Table 8. Frame 2: write CTRL 0x20 Table 9. Frame 2: write CTRL 0x20 Table 10. Operating modes Table 11. SPI signal description Table 12. Command byte Table 13. Input data byte Table 14. Global status byte Table 15. Output data byte Table 16. Operating codes Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI Bat Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Multiplexer Control Register Table 39. CAST — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. STKLFT state Table 43. STKFLTR state Table 44. STKLFT state Table 45. CHEBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 45. CHEBSR — Channel Feedback Status Register	Table 2.	Frame 1: write CTRL 0x00	. 13
Table 5. Frame 2: write CTRL 0x01 Table 6. Frame 1: write CTRL 0x20 Table 7. Frame 2: write CTRL 0x20 Table 8. Frame 2: write CTRL 0x21 Table 9. Frame 2: write CTRL 0x20 Table 19. Frame 2: write CTRL 0x20 Table 11. SPI signal description Table 12. Command byte Table 12. Command byte Table 14. Global status byte Table 15. Output data byte Table 16. Oyerating codes Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 20. RAM memory map Table 21. SPI Bouts Read Table 23. SPI Burst Read Table 24. SPI Data Length Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 29. Write SOCR Dummy. Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register Table 32. DIENCR — Dieret Input Enable Control Register Table 33. SOCR — SPI Output Control Register Table 34. FASTSWCR — Fast Switching Configuration Register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Multiplexer Control Register Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHBSR — Channel Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3)	Table 3.	Frame 1: read (ROM) 0x3FH 0x	. 13
Table 6. Frame 1: write CTRL 0x10 Table 7. Frame 2: write CTRL 0x20 Table 8. Frame 2: write CTRL 0x11 Table 9. Frame 2: write CTRL 0x20 Table 10. Operating modes Table 11. SPI signal description Table 12. Command byte Table 13. Input data byte Table 15. Output data byte Table 16. Operating codes Table 17. Overating codes Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 19. Global status byte Table 19. Global status byte Table 19. SPI Butst Read Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Butst Read Table 24. SPI Data Length Table 25. SPI Bat Consistency Check Table 27. Switching slopes Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy. Table 30. Truth table Table 31. CTLR — Control Register Table 33. OLOFFCR — Open-load OFF-state control Register Table 34. CCR — Channel control register Table 35. SPASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Mut Control Table 37. Truth table for CurrentSense Mut Control Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. STKFLTR state Table 42. STKFLTR state Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 43. STKFLTR state Table 44. STKFLTR state Table 45. STKFLTR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 4.	Frame 1: write CTRL 0x10	
Table 7. Frame 2: write CTRL 0x20 Table 8. Frame 2: write CTRL 0x11 Table 9. Frame 2: write CTRL 0x20 Table 10. Operating modes Table 11. SPI signal description Table 13. Input data byte Table 14. Global status byte Table 16. Operating codes Table 17. OxFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table. Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Multiplexer Control Register. Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 44. STKFLTR state Table 45. STKFLTR at tea. Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channel slatch-off status register	Table 5.	Frame 2: write CTRL 0x01	. 14
Table 8. Frame 2: write CTRL 0x11 Table 9. Frame 2: write CTRL 0x20 Table 10. Operating modes Table 11. SPI signal description Table 12. Command byte Table 13. Input data byte Table 14. Global status byte Table 15. Output data byte Table 16. Operating codes Table 17. OxFF: SW Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 19. Global status byte Table 21. ROM memory map Table 22. SPI Mode Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR 0x06 Table 30. CTLR — Control Register Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. DIENCR — Direct Input Enable Control Register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Multiplexer Control Register. Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR = Open-load OFF-State / Stuck to VCC Status Register Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-Off status register	Table 6.	Frame 1: write CTRL 0x10	
Table 9. Frame 2: write CTRL 0x20 Table 10. Operating modes Table 11. SPI signal description Table 12. Command byte Table 13. Input data byte Table 15. Output data byte Table 16. Operating codes Table 17. OxFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Oxtor Conscious C	Table 7.	Frame 2: write CTRL 0x20	
Table 10. Operating modes Table 11. SPI signal description Table 12. Command byte Table 13. Input data byte Table 14. Global status byte Table 15. Output data byte Table 16. Operating codes Table 17. 0xFF: SW_Reset Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register. Table 32. DIENCR — Direct Input Enable Control Register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register. Table 36. SMUXCR — CurrentSense Mux Control Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 39. Channel configuration Table 30. Channel configuration Table 31. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 40. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR state Table 46. STKFLTR — Open-load OFF-State Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State Stuck to VCC Status Register Table 47. CHLOFFSR — Channel Feedback Status Register Table 48. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register	Table 8.	Frame 2: write CTRL 0x11	. 16
Table 11. SPI signal description Table 12. Command byte Table 13. Input data byte Table 14. Global status byte Table 15. Output data byte Table 16. Operating codes Table 17. OxFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 29. Write SOCR 0x06 Table 30. Truth table. Table 30. Truth table. Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. SOCR — Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Multiplexer Control Register (ch0, ch1) Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR state Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State Input Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channel Feedback Status Register	Table 9.	Frame 2: write CTRL 0x20	. 16
Table 12. Command byte Table 13. Input data byte Table 14. Global status byte Table 15. Output data byte Table 16. Operating codes Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table. Table 31. CTLR — Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Mux Control Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR state Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register	Table 10.	Operating modes	
Table 13. Input data byte Table 14. Global status byte Table 15. Output data byte Table 16. Operating codes Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 29. Write SOCR Dummy Table 30. Truth table Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. CSMUXCR — CurrentSense Multiplexer Control Register. Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Channel Feedback Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 11.		
Table 14. Global status byte Table 15. Output data byte Table 16. Operating codes Table 17. 0XFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 35. FASTSWCR — Fast Switching Configuration Register. Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Multiplexer Control Register (ch0, ch1) Table 39. Channel configuration Table 40. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 43. STKFLTR state Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR state Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 12.	Command byte	
Table 15. Output data byte Table 16. Operating codes Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI Bat Length Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control Register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — Expresse Multiplexer Control Register Table 37. Truth table for CurrentSense Multiplexer Control Register Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 43. STKFLTR state Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR - Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channel Feedback Status Register	Table 13.	Input data byte	. 28
Table 16. Operating codes Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mult Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR state Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channel Feedback Status Register	Table 14.	Global status byte	
Table 17. 0xFF: SW_Reset Table 18. Clear all status registers (RAM access) Table 19. Global status byte Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 25. SPI Burst Read Table 26. SPI Data Length Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Multiplexer Control Register Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. Status registers Table 43. STKFLTR state Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channel Feedback Status Register	Table 15.	Output data byte	. 29
Table 18. Clear all status registers (RAM access) Table 19. Global status byte. Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes. Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Truth table. Table 30. Truth table. Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register. Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Multiplexer Control Register. Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration. Table 40. CHLOFFTCRQ,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCRQ,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channel Feedback Status Register	Table 16.	Operating codes	. 30
Table 19. Global status byte. Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Multiplexer Control Register. Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 17.	0xFF: SW_Reset	. 32
Table 20. RAM memory map Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table. Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Multiplexer Control Register Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 43. STKFLTR state. Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 18.	Clear all status registers (RAM access)	
Table 21. ROM memory map Table 22. SPI Mode Table 23. SPI Burst Read. Table 24. SPI Data Length Table 25. SPI 8 bit Frame. Table 26. SPI Data Consistency Check Table 27. Switching slopes. Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register. Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Multiplexer Control Register. Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration. Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers. Table 43. STKFLTR state. Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 19.	Global status byte	
Table 22. SPI Mode Table 23. SPI Burst Read Table 24. SPI Data Length Table 25. SPI 8 bit Frame Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 20.	RAM memory map	
Table 23. SPI Burst Read. Table 24. SPI Data Length Table 25. SPI 8 bit Frame. Table 26. SPI Data Consistency Check Table 27. Switching slopes. Table 28. Write SOCR 0x06. Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register. Table 32. DIENCR — Direct Input Enable Control Register. Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register. Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Multiplexer Control Register. Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 21.		
Table 24. SPI Data Length Table 25. SPI 8 bit Frame. Table 26. SPI Data Consistency Check Table 27. Switching slopes. Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register. Table 32. DIENCR — Direct Input Enable Control Register. Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register. Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. STKFLTR state Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 22.		
Table 25. SPI 8 bit Frame. Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration. Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 23.		
Table 26. SPI Data Consistency Check Table 27. Switching slopes Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 24.	SPI Data Length	
Table 27. Switching slopes. Table 28. Write SOCR 0x06. Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 25.		
Table 28. Write SOCR 0x06 Table 29. Write SOCR Dummy Table 30. Truth table Table 31. CTLR — Control Register Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 26.		
Table 29. Write SOCR Dummy. Table 30. Truth table. Table 31. CTLR — Control Register. Table 32. DIENCR — Direct Input Enable Control Register Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register	Table 27.		
Table 30. Truth table.  Table 31. CTLR — Control Register.  Table 32. DIENCR — Direct Input Enable Control Register.  Table 33. OLOFFCR — Open-load OFF-state control register  Table 34. CCR — Channel control register  Table 35. FASTSWCR — Fast Switching Configuration Register  Table 36. CSMUXCR — CurrentSense Multiplexer Control Register.  Table 37. Truth table for CurrentSense Mux Control  Table 38. SOCR — SPI Output Control Register  Table 39. Channel configuration  Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1)  Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3)  Table 42. Status registers  Table 43. STKFLTR state  Table 44. DIENSR — Direct Input Status register  Table 45. CHFBSR — Channel Feedback Status Register  Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register  Table 47. CHLOFFSR — Channels latch-off status register			
Table 31. CTLR — Control Register.  Table 32. DIENCR — Direct Input Enable Control Register.  Table 33. OLOFFCR — Open-load OFF-state control register  Table 34. CCR — Channel control register  Table 35. FASTSWCR — Fast Switching Configuration Register  Table 36. CSMUXCR — CurrentSense Multiplexer Control Register.  Table 37. Truth table for CurrentSense Mux Control  Table 38. SOCR — SPI Output Control Register.  Table 39. Channel configuration  Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1)  Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3)  Table 42. Status registers.  Table 43. STKFLTR state  Table 44. DIENSR — Direct Input Status register  Table 45. CHFBSR — Channel Feedback Status Register  Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register  Table 47. CHLOFFSR — Channels latch-off status register			
Table 32. DIENCR — Direct Input Enable Control Register.  Table 33. OLOFFCR — Open-load OFF-state control register  Table 34. CCR — Channel control register  Table 35. FASTSWCR — Fast Switching Configuration Register  Table 36. CSMUXCR — CurrentSense Multiplexer Control Register.  Table 37. Truth table for CurrentSense Mux Control  Table 38. SOCR — SPI Output Control Register  Table 39. Channel configuration  Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1)  Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3)  Table 42. Status registers  Table 43. STKFLTR state  Table 44. DIENSR — Direct Input Status register  Table 45. CHFBSR — Channel Feedback Status Register  Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register  Table 47. CHLOFFSR — Channels latch-off status register			
Table 33. OLOFFCR — Open-load OFF-state control register Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration. Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers. Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register			
Table 34. CCR — Channel control register Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register			
Table 35. FASTSWCR — Fast Switching Configuration Register Table 36. CSMUXCR — CurrentSense Multiplexer Control Register. Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register			
Table 36. CSMUXCR — CurrentSense Multiplexer Control Register.  Table 37. Truth table for CurrentSense Mux Control  Table 38. SOCR — SPI Output Control Register  Table 39. Channel configuration  Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1)  Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3)  Table 42. Status registers.  Table 43. STKFLTR state  Table 44. DIENSR — Direct Input Status register  Table 45. CHFBSR — Channel Feedback Status Register  Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register  Table 47. CHLOFFSR — Channels latch-off status register			
Table 37. Truth table for CurrentSense Mux Control Table 38. SOCR — SPI Output Control Register Table 39. Channel configuration Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1) Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) Table 42. Status registers Table 43. STKFLTR state Table 44. DIENSR — Direct Input Status register Table 45. CHFBSR — Channel Feedback Status Register Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register Table 47. CHLOFFSR — Channels latch-off status register			
Table 38. SOCR — SPI Output Control Register			
Table 39. Channel configuration.  Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1)  Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3)  Table 42. Status registers.  Table 43. STKFLTR state.  Table 44. DIENSR — Direct Input Status register  Table 45. CHFBSR — Channel Feedback Status Register  Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register  Table 47. CHLOFFSR — Channels latch-off status register			
Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1)			
Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3)			
Table 42. Status registers.  Table 43. STKFLTR state.  Table 44. DIENSR — Direct Input Status register  Table 45. CHFBSR — Channel Feedback Status Register  Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register  Table 47. CHLOFFSR — Channels latch-off status register			
Table 43. STKFLTR state			
Table 44. DIENSR — Direct Input Status register		· · · · · · · · · · · · · · · · · · ·	
Table 45. CHFBSR — Channel Feedback Status Register			
Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register			
Table 47. CHLOFFSR — Channels latch-off status register			
		·	
Table 48. VDSFSR — VDS Feedback Status Register			
	ı able 48.	VDSFSR — VDS Feedback Status Register	. 52



DS12442 Rev 3

5/95

List of tables VNQ7004SY

Table 49.	GENSR — Generic Status Register	53
Table 50.	CONFIG — Configuration Register	
Table 51.	Time values written by MCU and their real value in timer register	58
Table 52.	Absolute maximum ratings	60
Table 53.	Thermal data	
Table 54.	DC characteristics - Mode 1	61
Table 55.	DC characteristics - Mode 2	
Table 56.	AC characteristics (SDI, SCK, CSN, SDO pins) - Mode 1	64
Table 57.	AC characteristics (SDI, SCK, CSN, SDO pins) - Mode 2	
Table 58.	Dynamic characteristics - Mode 1	
Table 59.	Dynamic characteristics - Mode 2	65
Table 60.	VREG pin - Mode 1	
Table 61.	Power section	
Table 62.	Logic inputs (IN0,1,2,3 pins)	67
Table 63.	Protection	
Table 64.	Open-load detection (7V < VCC < 18 V)	
Table 65.	BULB - power section	
Table 66.	BULB - switching (VCC = 13 V; Normal switch mode)	69
Table 67.	BULB - switching (VCC = 13 V; Fast switch mode)	
Table 68.	BULB - protection and diagnostic	
Table 69.	BULB - CurrentSense (7 V < VCC < 18 V, channel 0,1; Tj = -40 °C to 150 °C)	
Table 70.	BULB - CurrentSense (7 V < VCC < 18 V, channel 2,3; Tj = -40 °C to 150 °C)	
Table 71.	LED - power section	
Table 72.	LED - switching (VCC = 13 V; Normal switch mode)	
Table 73.	LED - switching (VCC = 13 V; Fast switch mode)	
Table 74.	LED - protection and diagnosis	
Table 75.	LED - CurrentSense (7 V < VCC < 18 V; Tj = -40 °C to 150 °C)	
Table 76.	ISO 7637-2 - electrical transient conduction along supply line	
Table 77.	Component values	
Table 78.	PCB properties	
Table 79.	Thermal parameters	
Table 80.	PowerSSO-36 mechanical data	
Table 81.	Reel dimensions	
Table 82.	PowerSSO-36 carrier tape dimensions	
Table 83.	Device summary	
Table 84.	Document revision history	94



VNQ7004SY List of figures

# **List of figures**

Figure 1.	Block diagram	8
Figure 2.	Connection diagram (top view—not to scale)	9
Figure 3.	Battery undervoltage shutdown diagram	18
Figure 4.	Undervoltage shutdown	19
Figure 5.	Device state diagram	22
Figure 6.	Thermal shutdown	24
Figure 7.	Power limitation	25
Figure 8.	Supported SPI mode	27
Figure 9.	Bus master and two devices in a normal configuration	28
Figure 10.	SDI Frame 8 bits	29
Figure 11.	SDO Frame 8 bits	29
Figure 12.	SPI write operation	30
Figure 13.	SPI read operation	31
Figure 14.	SPI read and clear operation	31
Figure 15.	SPI read device information	32
Figure 16.	VNQ7004SY: 4-channel direct input block diagram	40
Figure 17.	Diagnostic registers	47
Figure 18.	Open-load OFF-state detection	50
Figure 19.	Diagnostic flowchart based on GSB	
Figure 20.	Diagnostic flowchart for open-load off-state respectively stuck to VCC failure	55
Figure 21.	Diagnostic flowchart for digital overload detection	56
Figure 22.	Internal timer process	57
Figure 23.	VNQ7004SY CHLOFFSR	59
Figure 24.	SPI dynamic characteristics	66
Figure 25.	CurrentSense delay characteristics	76
Figure 26.	Switching characteristics	77
Figure 27.	M0-7 SPI Standard connection SPI only	79
Figure 28.	M0-7 SPI standard, full connection	
Figure 29.	PowerSSO-36 PC board	
Figure 30.	Rthj-amb vs PCB copper area in open box free air conditions	
Figure 31.	PowerSSO-36 thermal impedance junction ambient single pulse	
Figure 32.	Thermal fitting model for PowerSSO-36	
Figure 33.	Maximum turn off current versus inductance - Channel 0,1	
Figure 34.	Maximum turn off current versus inductance - Channel 2,3	
Figure 35.	PowerSSO-36 package outline	
Figure 36.	PowerSSO-36 reel 13"	
Figure 37.	PowerSSO-36 carrier tape	
Figure 38.	PowerSSO-36 schematic drawing of leader and trailer tape	92
Figure 39.	PowerSSO-36 marking information	92



DS12442 Rev 3 7/95

# 1 Block diagram and pin description




Figure 1. Block diagram

577




Figure 2. Connection diagram (top view—not to scale)

Note: Pins 31,32,33,34,35 and 36 (OUTPUT3) must be connected together.

Note: Pins 27,28,29 and 30 (OUTPUT0) must be connected together.

Note: Pins 7,8,9 and 10 (OUTPUT1) must be connected together.

Note: Pins 1,2,3,4,5 and 6 (OUTPUT2) must be connected together.

Table 1. Pin functionality description

Pin number	Name	Function			
_	Vcc	Battery connection. This is the backside TAB and is the direct connection to drain Power MOSFET switches.			
19, 20 GND Ground connection. This pin serves as the ground connection for the logic the device.					
13 GND de		Ground connection. This is a Kelvin ground connection for the logic part of the device and is used to connect an external EMC capacitor to the VREG pin. It must not be connected to application ground.			
27, 28,29, 30	OUTPUT0	Power OUTPUT 0. It is the direct connection to the source Power MOSFET switch No. 0.			
7, 8, 9, 10	OUTPUT1	Power OUTPUT 1. It is the direct connection to the source Power MOSFET switch No. 1.			
1, 2, 3, 4,5, 6	OUTPUT2	Power OUTPUT 2. It is the direct connection to the source Power MOSFET switch No. 2.			



DS12442 Rev 3 9/95

Table 1. Pin functionality description (continued)

Pin number	Name	Function
31,32,33, 34,35,36	OUTPUT3	Power OUTPUT 3. It is the direct connection to the source Power MOSFET switch No. 3.
15	CSN	Chip select not (active low). It is the selection pin of the device. It is a CMOS compatible input.
16	SCK	Serial clock. It is a CMOS compatible input.
17	SDI	Serial data input. Transfers data to be written serially into the device on SCK rising edge.
18	SDO	Serial data output. Transfers data serially out of the device on SCK falling edge.
14	VREG	Output of the 3 V regulated internal supply for the digital control. Connect a low ESR capacitor close to this pin.
22	IN0	Direct Input pin for channel 0. Controls the OUTPUT 0 state in limp home mode, is ORed to SPI control register in normal operating mode when corresponding bit is set in DIENCR (Direct Input ENable) control register.
23	IN1	Direct Input pin for channel 1. Controls the OUTPUT 1 state in limp home mode, is ORed to SPI control register in normal operating mode when corresponding bit is set in DIENCR (Direct Input ENable) control register.
24	IN2	Direct Input pin for channel 2. Controls the OUTPUT 2 state in limp home mode, is ORed to SPI control register in normal operating mode when corresponding bit is set in DIENCR (Direct Input ENable) control register.
25	IN3	Direct Input pin for channel 3. Controls the OUTPUT 3 state in limp home mode, is ORed to SPI control register in normal operating mode when corresponding bit is set in DIENCR (Direct Input ENable) control register.
12	VDD	External 5 V or 3.0 V supply. Powers the SPI interface.
21	CurrentSense	Analog CurrentSense generator proportional to output current. CurrentSense can be programmed as bulb/LED mode for each channel. The pin can deliver the CurrentSense of OUTPUT 0, 1, 2 or 3. The value of resistance that is connected between the CurrentSense pin and device ground determines the reading level for the microcontroller.
11, 26	NC	Not connected



# 2 Functional description

### 2.1 Device interfaces

- SPI: bi-directional interface, accessing RAM/ROM registers (CSN, CLK, SDI, SDO)
- INx: input pins for outputs control while device is in Fail Safe mode, Standby mode or Reset mode (usable also in Normal mode according to "Direct Input Enable Control Register" DIENCR setting)
- CSense: current-sense output used for analogue monitoring (monitored signal selection via RAM register)
- VDD: 5 V supply / 3 V option: VDD can be shared with microcontroller for 3 V or 5 V. This gives the range of the SPI for 3 V to 5 V. The VREG block is able to handle both the 3 V and 5 V.

### 2.2 Operating modes

The device can operate in seven different modes:

- Reset mode
- Fail Safe mode
- Normal mode
- Standby mode
- Sleep mode 1
- Sleep mode 2
- Battery undervoltage mode

The Reset mode, the Fail Safe mode and the Sleep mode 1 are combined into the Limp home mode. In this mode the chip is able to operate without the connection to the SPI. All transitions between the states in limp home mode are driven by V<sub>DD</sub> and INx. The outputs are controlled by the direct inputs INx.

For an overview over the operating modes and the triggering conditions please refer to *Table 10: Operating modes*.

### 2.2.1 Startup transition phase

This is not an operation mode but a transition step to Reset operation mode from the power-ON. In this phase, neither digital supply voltage VDD nor VCC are available (VDD < VDD\_POR\_ON and VCC < VUSD).

This phase has not to be confused with Undervoltage mode where also the power supply is not available (Vcc < Vusd) after an operation mode. The device leaves this phase to Reset mode as soon as Vcc > Vusd. In case (Vcc < Vusd) but (Vdd > Vdd Por On) then the device leaves this phase to Fail-Safe-Mode.

### 2.2.2 Reset mode

The device is in Limp Home state.

Reset mode is entered after Startup but also each time the digital supply voltage  $V_{DD}$  falls below  $V_{DD}$  POR OFF ( $V_{DD}$  POR OFF and  $V_{CC} > V_{USD}$ ).

The outputs are controlled by the direct inputs INx. At least one INx is in logic High.

The SPI is inactive (no read / write possible) and the diagnostics are not available. The registers have the Reset values.

577

DS12442 Rev 3 11/95

The device leaves this mode only if  $V_{DD} > V_{DD\_POR\_ON}$  or all INx go to low.

The reset bit inside the Global Status Byte is set to 0 (for more information refer to the Global Status Byte register description).

The diagnostics is not available, but the protections are fully functional. In case of overtemperature or power limitation, the outputs work in unlimited auto-restart.

The device enters Reset mode under three conditions:

- Automatically during startup
- If it is in any other mode and if VDD falls below VDD\_POR\_OFF
- If it is in Sleep mode 1 and if only one input INx is set to 1

Reset mode can be left with 2 conditions:

- If VDD rises above VDD\_POR\_ON, the device enters Fail Safe mode
- If all inputs INx are 0, the device enters Sleep mode 1.

#### 2.2.3 Fail Safe mode

The device is in Limp Home state.

The digital supply voltage VDD is available (VDD > VDD\_POR\_ON) and the SPI registers are active (SPI read/write).

The device enters Fail Safe mode under five conditions:

- If it is in Reset mode or in Sleep mode 1 and VDD rises above VDD\_POR\_ON, (VDD > VDD\_POR\_ON)
- If it is in Standby mode or in Sleep mode 2 and CSN is low for t > tstdby\_out
- If it is in Normal mode and bit EN is cleared
- If it is in Normal mode and WDTB is not toggled within twptb (watchdog timeout)
- If it is in Normal mode and the SPI sends a SW reset

In case of Fail Safe mode, there is no analogue diagnostics (CurrentSense is inactive, not available) but the digital diagnosis is available through SPI bus.

The outputs are controlled by the direct inputs INx regardless of SPI commands.

The registers are cleared to their reset value if Fail Safe is entered through a SW reset.

The reset bit is 1 if the last state was Reset mode or the last command was a SW reset and it is reset to 0 after the first valid SPI access (for more information refer Section 4.3.1: Global Status byte description).

The SPI diagnostics is available.

The protections are fully functional. In case of overtemperature or power limitation, the outputs work in unlimited auto-restart.

The device exits Fail Safe mode under three conditions:

- If the SPI sends the goto Normal mode sequence, the device enters Normal mode:
  - In a first communication set bit UNLOCK = 1
  - In the consecutive communication set bit STBY = 0 and bit EN = 1

This mechanism avoids entering the Normal mode unintentionally.

- If the SPI sends the goto standby mode sequence, the device enters Standby mode:
  - In a first communication set bit UNLOCK = 1
  - In the consecutive communication set bit STBY = 1 and bit EN = 0



This mechanism avoids entering the Standby mode unintentionally.

• If V<sub>DD</sub> falls below V<sub>DD\_POR\_OFF</sub>, the device enters Reset mode.

### Transition to Fail-Safe-mode from Normal mode, using the SPI register

Only one frame is needed.

Table 2. Frame 1: write CTRL 0x00

Bit 7	Bit 6	6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1							
	Command								
OC1	OC0			Address					
0	0	0 0 0 0 0							
			Data						
x <sup>(1)</sup>	X <sup>(1)</sup>	GOSTBY	UNLOCK	X <sup>(1)</sup>	х	х	EN <sup>(1)</sup>		
			X <sup>(2)</sup>						

<sup>1.</sup> To avoid an SPI Error Frame due to a stuck at Zero, one bit of data field has to be at '1'. Bit "EN" has to be at '0' to force the device in Fail safe mode.

### Transition to Fail-Safe-mode from Normal mode by SW-Reset

SPI Reset is occurring by using the "Read device information" command (applicable only on ROM area) at reserved ROM address 0x3F. This is equivalent of sending a 0xFF command.

Only one frame is needed.

Table 3. Frame 1: read (ROM) 0x3FH 0x--

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Command									
OC1 OC0 Address									
1	1	1 1 1 1 1							
			Dat	a <sup>(1)</sup>					
x									
$X^{(2)}$									

<sup>1.</sup> The "X" data field cannot be all ones, otherwise a stuck to VDD is detected.

### 2.2.4 Normal mode

In this mode, all device functions are available. The transition to this mode is only possible from a previous Fail-Safe mode.

Outputs can be driven by SPI commands or a combination of SPI command and direct inputs INx.

To maintain the device in normal mode, the watchdog toggle bit in register CONFIG has to be toggled within the watchdog timeout period twoth (see *Table 58: Dynamic characteristics - Mode 1* or *Table 59: Dynamic characteristics - Mode 2*).



DS12442 Rev 3 13/95

<sup>2.</sup> X: do not care.

<sup>2.</sup> X: do not care.

Diagnosis is available through SPI bus (digital) and through CurrentSense pin (analogue CurrentSense).

The protections are fully functional. The outputs can be set to latch-off or programmable time limited autorestart. In auto-restart the outputs are switched on again automatically after an overtemperature or power limitation event, while in latch the relevant status register has to be cleared to switch them on again. In time limited auto-restart the behavior is like auto-restart but within limited programmed time frame (refer to Section 6.2: Blanking window values).

The device enters Normal mode under one condition:

- If it is in Fail Safe mode and the go to Normal mode sequence is sent through SPI: this mechanism avoids entering Normal mode unintentionally.
  - In a first communication set bit UNLOCK = 1
  - In the consecutive communication set bit STBY = 0 and bit EN = 1

# The transition from Fail-Safe-mode to Normal mode is performed by two special SPI sequences

Bit 7 Bit 6 Bit 4 Bit 3 Bit 2 Bit 1 Bit 5 Bit 0 Command OC1 OC0 Address 0 0 0 0 0 0 Data **UNLOCK GOSTBY** ΕN Х Х Х Х Х 1

Table 4. Frame 1: write CTRL 0x10

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	Command										
OC1	OC0			Address							
0	0	0	0	0	0	0	0				
			Data								
х	х	GOSTBY	UNLOCK	х	х	х	EN				
0	0	0	0	0	0	0	1				



Normal mode can be left with five conditions:

- If V<sub>DD</sub> falls below V<sub>DD\_POR\_OFF</sub>, the device enters Reset mode.
- If the SPI sends the goto standby sequence, the device enters Standby mode: this mechanism avoids entering Standby mode unintentionally.
  - In a first communication set UNLOCK = 1
  - In the consecutive communication set STBY = 1 and EN = 0
- If the SPI clears the EN bit (EN = 0), the device enters Fail Safe mode.
- Watchdog time out: If WDTB is not toggled within the monitoring timeout period twoth, the device enters Fail Safe mode.
- If the SPI sends a SW reset command (Command byte = 0xFFh), all registers are cleared and the device enters Fail Safe mode.

### 2.2.5 Standby mode

The device is in low consumption state of the digital part.

The device enters Standby mode under three conditions:

- If it is in Fail Safe mode and the SPI sends the goto standby sequence: this mechanism avoids entering Standby mode unintentionally.
  - In a first communication set UNLOCK = 1
  - In the consecutive communication set STBY = 1 and EN = 0
- If it is in Normal mode and the SPI sends the goto standby sequence:
   This mechanism avoids entering Standby mode unintentionally.
  - In a first communication set UNLOCK = 1
  - In the consecutive communication set STBY = 1 and EN = 0
- If it is in Sleep mode 2 and at least one input INx is set to one.

The outputs are controlled by the direct inputs INx only.

The current consumption from VDD drops down to IDDstd (see Table 54: DC characteristics - Mode 1).

The digital supply voltage  $V_{DD}$  is available ( $V_{DD} > V_{DD\_POR\_ON}$ ) but SPI is inactive (no read/Write is possible, the SPI registers are frozen to their last state before entering standby mode).

The Standby mode will stay under above condition if at least one INx in logic High. CSN is in inactive High state (independent of MCU).

The diagnostics is not available.

The protections are fully functional. The outputs are set to unlimited auto-restart mode. Standby mode can be left with three conditions:

- If VDD falls below VDD\_POR\_OFF, the device enters Reset mode.
- If CSN is low for t > t<sub>stdby\_out</sub>, the device wakes up. As the EN bit has been set to 0, the device enters Fail Safe mode and recovers full functionality with command of the outputs and diagnostics.
- If all direct inputs INx are 0, the device enters Sleep Mode 2 resulting in minimal supply current from Vcc and Vpb.

57

DS12442 Rev 3 15/95

### Transition from Fail-Safe-mode to Standby mode using SPI: two frames needed.

Table 6. Frame 1: write CTRL 0x10

Bit 7	Bit 6	Bit 5	Bit 4Frame 1:	Bit 3	Bit 2	Bit 1	Bit 0				
	Command										
OC1	OC0			Address							
0	0	0	0	0	0	0	0				
			Data								
Х	х	GOSTBY	UNLOCK	х	х	х	EN				
0	0	0	1	0	0	0	0				

### Table 7. Frame 2: write CTRL 0x20

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	Command										
OC1	OC0			Address							
0	0	0	0	0	0	0	0				
	•		Data	•	•	•					
х	х	GOSTBY	UNLOCK	х	х	х	EN				
0	0	1	0	0	0	0	0				

# Transition from Normal mode to Standby mode using SPI: two frames needed

Table 8. Frame 2: write CTRL 0x11

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	Command										
OC1	OC0			Address							
0	0	0	0	0	0	0	0				
			Data								
Х	х	GOSTBY	UNLOCK	х	х	х	EN				
0	0	0	1	0	0	0	1				

Table 9. Frame 2: write CTRL 0x20

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0				
	Command										
OC1	OC0			Address							
0	0	0	0	0	0	0	0				
			Data								
х	х	GOSTBY	UNLOCK	х	х	х	EN				
0	0	1	0	0	0	0	0				

16/95 DS12442 Rev 3



### 2.2.6 Sleep mode 1

The device is in Limp Home state.

The device has very low consumption for both digital and power parts. Current consumption from Digital part is nearly zero and the current consumption on Vcc is below Istby (low supply current).

The device enters Sleep mode 1 under one condition:

If from Reset mode, all direct inputs INx are going low.

The digital supply voltage  $V_{DD}$  is not available ( $V_{DD} < V_{DD\_POR\_OFF}$ ) and SPI is inactive (the read and write functions are not possible and all registers are cleared and have the reset values).

The diagnostics is not available (neither Analogue nor digital diagnostics). The output stages are all off.

Protections are inactive.

Sleep-mode-1 can be left with two conditions:

- If VDD rises above VDD POR ON, the device enters Fail Safe mode.
- If at least one of the inputs INx is set to 1, the device enters Reset mode.

### 2.2.7 Sleep mode 2

The device is in very low consumption state for both digital and power parts. Current consumption from Digital part is below IDDstd and the current consumption on Vcc is below ISOFF (low supply current).

The digital supply voltage V<sub>DD</sub> is available (V<sub>DD</sub> > V<sub>DD\_POR\_ON</sub>) but SPI is not active (the read and write functions are not possible and all registers are frozen).

CSN is in inactive High state (independent of MCU).

The diagnostics is not available (neither analogue nor digital diagnostics). The output stages are all off.

Protections are inactive.

The device enters Sleep-mode-2 under one condition:

If from Standby mode, all direct inputs INx are going low.

Sleep mode 2 can be left with three conditions:

- If VDD falls below VDD\_POR\_ON, the device enters Reset mode.
- If CSN is low for t > t<sub>stdby\_out</sub>, the device enters Fail Safe mode.
- If at least one of the inputs INx is set to 1, the device enters Standby mode.

### 2.2.8 Battery undervoltage mode

This is not an operation mode but a transition step, where power supply voltage is (Vcc < Vusp).

If the battery supply voltage Vcc falls below the undervoltage shutdown threshold (Vcc < Vusb) the device enters Battery undervoltage mode.

The CurrentSense signal is not available.

The output stages are off regardless of SPI status or INx.

There are three cases and, depending on the operation mode, the following occurs:

From Normal mode and from Fail-safe mode:
 In these modes the digital supply voltage V<sub>DD</sub> is available (V<sub>DD</sub> > V<sub>DD\_POR\_ON</sub>). The SPI is active and read/write functions are possible. The SPI diagnostics is available. After entering to the Undervoltage mode, the information about the undervoltage is saved in a flag (VCCUV), the SPI



DS12442 Rev 3 17/95

register contents are retained. The SPI-register reading is always possible. If  $V_{CC}$  rises above the threshold ( $V_{USD} + V_{USDhyst}$ ) the device returns to the last mode and the flag is cleared (VCCUV). If during this state  $V_{DD}$  decreases to  $V_{DD} < V_{DD\_POR\_OFF}$ , the device is reset completely. The last operation mode information is lost, the device logic part is unpowered, therefore after increasing the supply voltage to ( $V_{CC} > V_{USD} + V_{USDhyst}$ ) the operation mode will be Reset mode. If during this state, the INx is changed, the operation mode is not changed and the output state is changed accordingly after  $V_{CC}$  recovering.

- 2. From Standby and Sleep-mode-2 modes:
  - In these modes the digital supply voltage  $V_{DD}$  is available ( $V_{DD} > V_{DD\_POR\_ON}$ ). The SPI is not active and the registers are frozen. The SPI diagnostics is not available. After entering to the Undervoltage mode, the information about the undervoltage is not saved in a flag (VCCUV).
  - If Vcc rises above the threshold (Vusp + Vusphyst) the device returns to the last mode. If during this state (undervoltage mode) Vpp decreases to Vpp < Vpp\_Por\_off, the device is reset completely. The last operation mode information is lost, the device logic part is unpowered, therefore after increasing the supply voltage to (Vcc > Vusp + Vusphyst) the operation mode will be Reset-mode.
  - If during this state (under voltage mode) the INx is changed, the operation mode is also changed. After Vcc recovering, this new operation mode is taken into account.
- 3. From Reset mode or Sleep-mode1:
  - In this modes the digital supply voltage  $V_{DD}$  is not available ( $V_{DD} < V_{DD\_POR\_OFF}$ ) and SPI is not active. It is not possible to read/write via SPI, all SPI registers have the reset values. After entering to the Undervoltage mode, the information about the undervoltage is not saved in a flag (VCCUV). If  $V_{CC}$  rises above the threshold  $V_{USD} + V_{USDhyst}$ , the device returns to the last mode. If during this state  $V_{DD}$  increases to  $V_{DD} > V_{DD\_POR\_ON}$ , the device is completely reset. After  $V_{CC}$  recovering ( $V_{CC} > V_{USD} + V_{USDhyst}$ ), there will be a startup transition.

The undervoltage flag (VCCUV) is not saved in the following operation modes: Reset mode, Sleep mode 1, Sleep mode 2 and Standby mode.




Figure 3. Battery undervoltage shutdown diagram




Figure 4. Undervoltage shutdown

### 2.2.9 Limp Home mode

The Reset mode, the Fail Safe mode and the Sleep mode 1 are combined into the Limp home mode. In this mode the chip is able to operate without the connection to the SPI. All transitions between the states in limp home mode are driven by V<sub>DD</sub> and INx. The outputs are controlled by the direct inputs INx.

For a direct entry to the Limp Home mode during Normal operating mode, MCU uses the Watchdog Toggle Bit (WDTB) or dedicated SPI command. Changing the polarity of the WDTB within Watchdog Timeout (twdtb) keeps the device in Normal mode.

For an overview of the operating modes and the triggering conditions please refer to the table below.

Operating mode **Entering conditions** Leaving conditions **Characteristics** Outputs: OFF – Vcc > Vusp: reset - SPI: inactive Startup transition (this is not an Registers: reset values - (VDD > VDD\_POR\_ON) and (VCC operating mode) < Vusp): Fail Safe Diagnostics: not available - Reset bit = X - Startup mode: Vcc > Outputs: according to INx Vusp SPI: inactive Reset - Sleep 1: - All INx low: sleep 1 Registers: reset values - VDD > VDD\_POR\_ON: Fail Safe (Limp Home mode) INx Low to High Diagnostics: not available Any other mode: VDD – Reset bit = X  $V_{DD\_POR\_OFF}$ 

Table 10. Operating modes



DS12442 Rev 3

19/95

Table 10. Operating modes (continued)

Operating mode	Entering conditions	Leaving conditions	Characteristics
Sleep 1 (Limp Home mode)	Reset: all INx = 0	<ul><li>VDD &gt; VDD_POR_ON: Fail Safe</li><li>INx low to high: reset</li></ul>	<ul> <li>Outputs: OFF</li> <li>SPI: inactive</li> <li>Registers: reset values</li> <li>Diagnostics: not available</li> <li>Low supply current from VDD and Vcc</li> <li>Reset bit = X</li> </ul>
Fail Safe (Limp Home mode)	<ul> <li>Reset or sleep 1: VDD &gt; VDD_POR_ON</li> <li>Standby or sleep 2:</li> <li>CSN low for t &gt; tstdby_out</li> <li>Normal:</li> <li>EN = 0 or WDTB toggling timeout or SW-reset</li> </ul>	<ul> <li>VDD &lt; VDD_POR_OFF: reset</li> <li>SPI sequence</li> <li>1. UNLOCK = 1</li> <li>2. STBY = 0 and EN = 1: normal</li> <li>SPI sequence</li> <li>1. UNLOCK = 1</li> <li>2. STBY = 1 and EN = 0: Standby</li> </ul>	<ul> <li>Outputs: according to INx</li> <li>SPI: active</li> <li>Registers: read/write possible, cleared if entered after SW reset</li> <li>Diagnostics: SPI possible, CurrentSense diagnostic is not possible</li> <li>Reset bit = 1 if entered after SW reset or POR, else Reset bit = 0</li> </ul>
Normal	<ul> <li>Fail Safe: SPI sequence</li> <li>1. UNLOCK = 1</li> <li>2. STBY = 0 and EN = 1</li> </ul>	<ul> <li>VDD &lt; VDD_POR_OFF: reset</li> <li>SPI sequence</li> <li>1. UNLOCK = 1</li> <li>2. STBY = 1 and EN = 0: Standby</li> <li>EN = 0 or WDTB time out or SW reset: Fail- Safe</li> </ul>	<ul> <li>Outputs: according to SPI register settings and/or INx</li> <li>SPI: active</li> <li>Registers: read/write is possible</li> <li>Diagnostics: SPI and CurrentSense diagnostic possible</li> <li>Regular toggling of WDTB is necessary within timeout period twdtb</li> <li>Reset bit = 0</li> </ul>
Standby	<ul> <li>Normal: SPI sequence</li> <li>1. UNLOCK = 1</li> <li>2. STBY = 1 and EN = 0</li> <li>Fail Safe:</li> <li>SPI sequence</li> <li>1. UNLOCK = 1</li> <li>2. STBY = 1 and EN = 0</li> <li>Sleep 2:</li> <li>INx low to high</li> </ul>	- VDD < VDD_POR_OFF: Reset  - CSN low for t > tstdby_out: Fail-Safe  - All INx low: sleep 2	<ul> <li>Outputs: OFF</li> <li>SPI: inactive</li> <li>Registers: frozen</li> <li>Diagnostics: not available</li> <li>Low supply current from V<sub>DD</sub> and V<sub>CC</sub></li> <li>CSN: High</li> <li>Reset bit = 0</li> </ul>



Table 10. Operating modes (continued)

Operating mode	Entering conditions	Leaving conditions	Characteristics	
Sleep 2	Standby: all INx = 0	<ul> <li>VDD &gt; VDD_POR_OFF: reset</li> <li>CSN low for t &gt; tstdby_out: Fail-Safe</li> <li>INx low to high: Standby</li> </ul>	<ul> <li>Outputs: OFF</li> <li>SPI: inactive</li> <li>Registers: frozen</li> <li>Diagnostics: not available</li> <li>Low supply current from V<sub>DD</sub> and V<sub>CC</sub></li> <li>CSN: High</li> <li>Reset bit = 0</li> </ul>	
Battery undervoltage (this is not an operating mode)	Any mode: Vcc < Vusb	Vcc > Vusp + Vusphyst: back to last mode	<ul> <li>Outputs: OFF and independent from INx and SPI</li> <li>SPI: as the last mode</li> <li>Reset bit = 0</li> </ul>	




Figure 5. Device state diagram



VNQ7004SY Protections

### 3 Protections

### 3.1 Pre-warning

If the case-temperature rises above the case-thermal detection pre-warning threshold Tcsd, the bit Tcase in the Global Status Byte is set. Tcase is cleared automatically when the case- temperature drops below the case-temperature reset threshold Tcr.

# 3.2 Junction overtemperature (OT)

If the junction temperature of one channel rises above the shutdown temperature TTSD, an overtemperature event (OT) is detected.

The channel is switched OFF and the corresponding bit in the Address 0x30h - Channel Feedback Status Register (CHFBSR) is set. Consequently, the thermal shutdown bit (bit 4) in the Global Status Byte and the Global Error Flag are set.


In Limp Home Mode each output channel works in unlimited auto-restart, whereas in Normal Mode it can be either set as latch-off or programmable time limited auto-restart operations in case of junction overtemperature event.

- In Auto-restart operation, the output is switched off as described and switches on again automatically
  when the junction temperature falls below the reset temperature T<sub>R</sub>. The status bit is latched during
  OFF-state of the channel in order to allow asynchronous diagnostic and it is automatically cleared
  when the junction temperature falls below the thermal reset temperature of OT detection T<sub>RS</sub>.
- In Latched OFF operation, the output remains switched OFF until the junction temperature falls below TR and a write command to the addressed latched OFF channel is sent (CHLOFFTCRx). The action will clear the corresponding flag in CHLOFFSR and bit 2 in the Global Status Byte. Bit 2 only remains stuck at logic high if another fault condition is present at the same time.
- In time limited auto-restart, during the programmed time, it reacts as in auto-restart operation mode.
   After the programmed time expiration, the output remains switched OFF and acts as above described in latch-off mode.

577

DS12442 Rev 3 23/95

Protections VNQ7004SY



### Figure 6. Thermal shutdown

# 3.3 Power limitation (PL)

If the difference between junction temperature and case temperature ( $\Delta T = T_j - T_c$ ) rises above the power limitation threshold  $\Delta T_{PLIM}$ , a power limitation event is detected. The channel is switched OFF and the corresponding bit in the Address 0x30h - Channel Feedback Status Register (CHFBSR) is set. Consequently, the Power limitation bits (bit 4) in the Global Status Byte and the Global Error Flag are set.

In Limp Home Mode each output channel works in unlimited auto-restart, whereas in Normal Mode it can be either set as latch-off or programmable time limited auto-restart operations in case of power limitation event.

In OFF-state of the channel, the status bit is latched in order to allow asynchronous diagnostic and is cleared during a Read and Clear command.

The payload bits set to 1 into the data byte determine the bits into the register which have to be cleared.

- In Latched OFF operation, the output remains switched OFF until the difference of junction temperature and case temperature (ΔT = T<sub>j</sub> T<sub>C</sub>) decreases below ΔT<sub>PLIMR</sub> and a write command to the addressed latched OFF channel is sent (CHLOFFTCRx). The action will clear the corresponding flag in CHLOFFSR and bit 2 in the Global Status Byte. Bit 2 only remains stuck at logic high if another latch-off condition is present at the same time.
- In time limited auto-restart, during the programmed time, the device reacts as in auto- restart operation mode. After the programmed time expiration, the output remains switched OFF and acts as above described in latch-off mode.

577

VNQ7004SY Protections

TSD Power limitation

ATR

ATR

ATR

CHFBSR

PL

Current Limit

ON

OFF

ON

Figure 7. Power limitation

GAPGPS03442

# 4 SPI functional description

# 4.1 SPI communication

The SPI communication is based on a standard ST-SPI 16-bit interface, using CSN, SDI, SDO and SCK signal lines.

Input data are shifted into SDI, MSB first while output data are shifted out on SDO, MSB first.

# 4.1.1 Signal description

During all operations, VDD must be held stable and within the specified valid range: VDD min to VDD max.

Table 11. SPI signal description

Name	Function
Serial clock SCK	This input signal provides the timing of the serial interface. Data present at Serial Data Input (SDI) are latched on the rising edge of Serial Clock (SCK). Data on Serial Data Output (SDO) change after the falling edge of Serial Clock (SCK).
Serial data input SDI	This input signal is used to transfer data serially into the device. It receives data to be written. Values are sampled on the rising edge of Serial Clock (SCK).
Serial data output SDO	This output signal is used to transfer data serially out of the device. Data are shifted out on the falling edge of Serial Clock (SCK).
Chip select CSN	When this input signal is High, the device is deselected and Serial Data Output (SDO) is high impedance. Driving this input Low enables the communication. The communication must start on a Low level of Serial Clock (SCK). Data are accepted only if exactly 16 bits (or 8 bits Short Frame option) have been shifted in.  Note: as per the ST_SPI standard, in case of failing communication:  - Stuck @HIGH:  If the device is in Normal Mode, a WDTB Timeout will force the device into Fail-safe mode. The Serial Data-Out (SDO) will stay in High impedance (High Z).  Any valid communication arrived after this event will be accepted by the device.  - Stuck @LOW:  in this case and whatever the mode of the device, a CSN Timeout protection will be activated and force the device to release the SPI bus. Then the Serial Data-Out (SDO) will go into High impedance (High Z).  A reset of the CSN Timeout (described as t <sub>WHCH</sub> parameter in Table 58: Dynamic characteristics - Mode 1) is activated with a transition Low to High on CSN pin (or with a Power On Reset or Software reset). With this reset, the Serial Data-Out (SDO) will be released and any valid communication will be accepted by the device. Without this reset, next communication will not be taken into account by the device.



### 4.1.2 Connecting to the SPI bus


A schematic view of the architecture between the bus and devices can be seen in *Figure 9: Bus master* and two devices in a normal configuration.

All input data bytes are shifted into the device, MSB first. The Serial Data Input (SDI) is sampled on the first rising edge of the Serial Clock (SCK) after Chip Select (CSN) goes low.

All output data bytes are shifted out of the device on the falling edge of SCK, MSB first on the first falling edge of the Chip Select (CSN).

### 4.1.3 **SPI** mode

Supported SPI mode during a communication phase can be seen in the following figure:



This device can be driven by a micro controller with its SPI peripheral running in the following mode:

CPOL = 0, CPHA = 0




Figure 9. Bus master and two devices in a normal configuration

# 4.2 SPI protocol

### 4.2.1 SDI format

### SDI, Frame 16-bit

SDI format during each communication frame starts with a command byte. It begins with two bits of operating code (OC0, OC1) which specify the type of operation (read, write, read and clear status, read device information) and it is followed by a 6 bit address (A0:A5). The command byte is followed by an input data byte (D0:D7).

Table 12. Command byte

MSB	MSB						LSB
OC1	OC0	A5	A4	A3	A2	A1	A0

Table 13. Input data byte


MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

### SDI, Frame 8 bit

SPI Data-In Frame length 8 bits is defined for the device requiring fast write access to single 8 bit register, called SOCR address 0x07h. SDI Frame consists of Input Data Byte content only, no Operation Code + Address is transmitted.

28/95 DS12442 Rev 3

Figure 10. SDI Frame 8 bits



### 4.2.2 SDO format

### SDO, Frame 16-bit

SDO format during each communication frame starts with a specific byte called Global Status Byte (see *Section 4.3.1: Global Status byte description* for more details of bit0- bit7). This byte is followed by an output data byte (D0:D7).

Table 14. Global status byte

MSB							LSB
bit7	bit6	bit5	bit4	bit3	bit2	bit1	bit0


Table 15. Output data byte

MSB							LSB
D7	D6	D5	D4	D3	D2	D1	D0

### SDO, Frame 8-bit

SDO Frame of 8 bits consists of GSB content only.

Figure 11. SDO Frame 8 bits



# 4.2.3 Operating code definition

The SPI interface features four different addressing modes which are listed in Table 16: Operating codes.

57

Table	16.	One	rating	codes
Iabic		Opc	ıaıııq	COUCS

OC1	OC0	Meaning			
0	0	Write operation			
0	1	Read operation			
1	0	Read and clear status operation			
1	1	Read device information			

#### Write mode

The write mode of the device allows to write the content of the input data byte into the addressed register (see list of registers in Table 20: RAM memory map). Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

During the same sequence outgoing data are shifted out MSB first on the falling edge of the CSN pin and subsequent bits on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte and the second to the previous content of the addressed register.

**CSN** Data Command Byte SDI (8 bit) 0 0 MSB Address LSB MSB LSB Global Status Byte Data SDO (8 bit) (previous content of register) MSB LSB MSB GAPGPS03436

Figure 12. SPI write operation

### Read mode

The read mode of the device allows to read and to check the state of any register. Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status Byte and the second to the content of the addressed register.

In case of a read mode on an unused address, the global status/error byte on the SDO pin is followed by 0x00h byte.

In order to avoid inconsistency between the Global Status byte and the Status register, the Status register contents are frozen during SPI communication.

30/95 DS12442 Rev 3

CSN Command Byte SDI (8 bit) 0 1 MSB Address LSB MSB LSB Global Status Byte Data SDO (8 bit) (8 bit) MSB LSB MSB LSB GAPGPS03437

Figure 13. SPI read operation

#### Read and clear status command

The read and clear status operation is used to clear the content of the addressed status register (see *Table 20: RAM memory map*). A read and clear status operation with address 0x3Fh clears all Status registers simultaneously.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which register content is read and the payload bits set to 1 into the data byte determine the bits into the register which have to be cleared.

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status byte and the second to the content of the addressed register.

In order to avoid inconsistency between the Global Status byte and the Status register, the Status register contents are frozen during SPI communication.




Figure 14. SPI read and clear operation

#### Read device information

Specific information can be read but not modified during this mode. Accessible data can be seen in *Table 21: ROM memory map*.

Incoming data are sampled on the rising edge of the serial clock (SCK), MSB first. The command byte allows to determine which information is read while the data byte is "don't care".



DS12442 Rev 3 31/95

Outgoing data are shifted out MSB first on the falling edge of the CSN pin and others on the falling edge of the serial clock (SCK). The first byte corresponds to the Global Status byte and the second to the content of the addressed register.

**CSN** Command Byte SDI (8 bit) 1 MSB LSB MSB LSB Address Global Status Byte Data SDO (8 bit) (8 bit) MSB LSB **IMSB** LSB GAPGPS03438

Figure 15. SPI read device information

#### 4.2.4 Special commands

### 0xFF — SW-Reset: set all control registers to default

An Opcode '11' (read device information) addressed at '111111' forces a Software Reset of the device.

An OpCode '11' at address '111111' with data field equal to '11111111' the SPI frame is recognized as a frame error and SPIE bit of GSB is set.

Table 17. 0xFF: SW\_Reset

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			Command					
OC1	OC0		Address					
1	1	1	1 1 1 1 1 1					

### 0xBF — clear all status registers (RAM access)

When an OpCode '10' (read and clear operation) at address b'111111 is performed.

Table 18. Clear all status registers (RAM access)

					- 5 (			
Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
			Command					
OC1	OC0		Address					
1	0	1	1	1	1	1	1	

Note: Reset Value = the value of the register after a power on.

Note: Default value = the default value of the register. Currently this is equivalent to the Reset

value.



Note: Cleared register = explicitly read and clear of the register, if it is not write protected.

# 4.3 Register map

Device contains a set of RAM registers used for device configuration, the device status and ROM registers for device identification. Since ST-SPI is used, Global Status byte defines the device status, containing fault information.

### 4.3.1 Global Status byte description

The data shifted out on SDO during each communication starts with a specific byte called Global Status Byte. This one is used to inform the microcontroller about global faults which can happen at channel-side level (i.e. like thermal shutdown, OLOFF...) or on the SPI interface (like Watchdog monitoring timeout event, communication error,...). This specific register has the following format.

Table 19. Global status byte

Bit	Name	Reset	Content
7	Global Status Bit Not	0	The GSBN is a logically NOR combination of Bit 0 to Bit 6. This bit can also be used as Global Status Flag without starting a complete communication frame as it is present directly after pulling CSN low.
6	Reset bit	1	The RSTB indicates a device reset. In case this bit is set, all internal Control Registers are set to default and kept in that state until the bit is cleared.  The Reset bit is automatically cleared by any valid SPI communication
5	SPI Error	0	The SPIE is a logical OR combination of errors related to a wrong SPI communication (SCK count and SDI stuck at errors). The SPIE is automatically cleared by a valid SPI communication.
4	Thermal shutdown (OT) or Power limitation (PL) or VDS	0	This bit is set in case of thermal shutdown, power limitation or in case of high VDS (VDS) at turn-off detected on any channel. The contribution of high VDS failure is maskable.
3	Tcase	0	This bit is set if the frame temperature is greater than the threshold and can be used as a temperature pre-warning. The bit is cleared automatically when the frame temperature drops below the case-temperature reset threshold (TCR).
2	Latch OFF (LOFF)	0	The Device Error bit is set when one or more channels are latched OFF
1	Open-load at off- state or output shorted to VCC	0	This bit is set in case of open-load off-state or output shorted to Vcc condition detected on any channel
0	FailSafe	1	The bit is set in case device operates in Fail Safe Mode



DS12442 Rev 3 33/95

Note:

The FFh or 00h combinations for the Global Status Byte are not possible, exclusive combination exists between bit 7 and bit 0 - bit 6. Consequently a FFh or 00h combination for the Global Status Byte must be detected by the microcontroller as a failure (SDO stuck to GND or to  $V_{DD}$  or loss of SCK).

### 4.3.2 RAM

RAM registers can be separated according to the frequency of usage

- init register is read/ written during initialization phase (single shot action)
- continuous read/ write/ read and clear registers often accessed, applying outputs control and diagnostic
- rare read/ read and clear status of device registers accessed on demand (in case of failure)

Table 20. RAM memory map

Address	Name	Access	Content	Access type	Reset value		
Control registers							
00h	CTRL	Read/Write	Device enable, standby, protected	init	0x00		
01h	DIENCR	Read/Write	Direct Input Enable Control	init	0x00		
02h	OLOFFC R	Read/Write	Open-load OFF- state Control	init	0x00		
03h	CCR	Read/Write	Channel Control	init	0x00		
04h	FASTSW CR	Read/Write	Fast Switching Control Register	init	0x00		
05h			F	RESERVED			
06h	CSMUXC R	Read/Write	CurrentSense Multiplexer Control	continuous	0x00		
07h	SOCR	Read/Write	SPI Output Control	continuous	0x00		
08h	CHLOFF TCR0,1	Read/Write	Channel Latch OFF Timer Control	init	0x00		
09h	CHLOFF TCR2,3	Read/Write	Channel Latch OFF Timer Control	init	0x00		
			aı	rea not used			
			Status reg	isters			
2Fh	DIENSR	Read only	Direct Input Status	rare	0x00		
30h	CHFBSR	Read/Clear	Channel Feedback Status Register	continuous	0x00		
31h	STKFLTR	Read/Clear	Open-load OFF- state/Stuck to Vcc	rare	0x00		
32h	CHLOFF SR	Read only	Channels latch-off status register	rare	0x00		
33h	VDSFSR	Read/Clear	VDS feedback	rare	0x00		



Table 20. RAM memory map (continued)

Address	Name	Access	Content	Access type	Reset value		
34h	GENSR	Read/Clear	Generic Status	rare	0x00		
			not used area				
	other registers						
3Eh	RESERVED						
3Fh	CONFIG	Read/Write	Configuration Register,	continuous	0x00		

Note:

Any command (write, read or read and clear status) executed on a "not used". RAM register, i.e. a not assigned address, does not have any effect: there is no change in the Global Status byte (no communication error, no error flag). The data written to this address (2nd byte of SDI frame) is ignored. The data read from this address (2nd byte of SDO frame) contains 00, independent of what has been written previously to this address.

Note:

A write command on "don't care" bits of an assigned RAM register address does not have any effect: There is no change on the Global Status byte. The data written to the "don't care bits" is ignored. The content of the "don't care bits" remains at "0" independent of the data written to these bits.

### 4.3.3 ROM

This memory is used for device identification.

Table 21. ROM memory map

Address	Name	Description	Access	Content
00h	Company code	Indicates the code of STM company	Read only	00Н
01h	Device Family	indicates the product family	Read only	01H
02h	Product Code 1	Indicates the first code of the product	Read only	56H
03h	Product Code 2	Indicates the second code of the product	Read only	48H
04h	Product Code 3	Indicates the third code of the product	Read only	31H
		not used area		
0Ah	Version	Silicon version	Read only	03H
		n	ot used area	
10h	SPI Mode	Different Modes of the SPI (see chapter 'SPI Modes')	Read only	18H
11h	WD Type 1	Indicates the type of WatchDog used in the	Read only	46H
12h		not used area		



DS12442 Rev 3

Table 21. ROM memory map (continued)

Address	Name	Description	Access	Content			
13h	WD bit position	Indicates the address of the register containing the WD	Read only	7FH			
14h	WD bit position 2	Indicates the position of the WD toggle bit	Read only	СОН			
		not used area					
20h	SPI CPHA	Indicates the polarity and phase of the SPI interface	Read Only	55H			
3Eh	GSB Options	Options of GSB byte (standard GSB definition)	Read Only	00Н			
3Fh	Advanced OP. Code	_	_	_			

### 4.3.4 SPI modes

By reading out the <SPI Mode> register general information of SPI usage of the Device Application Registers can be read.

Table 22. SPI Mode

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
BR	DL2	DL1	DL0	SPI8	0	S1	S0

#### **SPI Burst Read**

Table 23. SPI Burst Read

Bit 7	Description
0	BR disabled
1	BR enabled

The Burst Read is not implemented in this product so this bit is disabled.

### **SPI Data Length**

The SPI Data Length value indicates the length of the SCK count monitor which is running for all the accesses to the Device Application Registers. In case a communication frame with an SCK count is not equal to the reported one, the device will lead to a SPI Error and the data will be rejected.

The Frame Length is specified on 3 bits in SPI Mode register located in ROM part. The 16bit SPI communication is implemented in this product so these bits are '001'.



Table 24. Of Foundation							
Bit 6	Bit 5	Bit 4	Description				
DL2	DL1	DL0	Description				
0	0	0	Invalid				
0	0	1	16bit SPI				
0	1	0	24bit SPI				
1	1	1	64bit SPI				

Table 24. SPI Data Length

#### **SPI 8 bit Frame**

The SPI 8 bit Frame bit indicates if an 8 bit Frame communication is available.

The intention of an 8 bit Frame enhancement is to provide fast write access to one 8 bit register, which is very often rewritten with new content.

SOCR register address is predefined as addressed register during 8 bit SPI Communications.

Bit 3

SPI8

Description

0 8 bit Frame option not available

1 8 bit Frame option is available

Table 25. SPI 8 bit Frame

The SPI 8 bit Frame is implemented in this product so this bit is equal to '1'.

A short Frame with a Data Field equal to '00000000' is rejected and considered as a SPI Frame Error condition.

### **Data Consistency Check (Parity/CRC)**

For some devices a Data Consistency Check is required. Therefore either a parity-check or for very sensitive systems a CRC may be implemented.

It is defined on 2 bits, in SPI Mode register located in ROM Part. A check is then applied on the incoming frame (SDI) while a calculation elaborated on one/multiple bits is done and integrated on the outgoing frame (SDO).

**Table 26. SPI Data Consistency Check** 

Bit 1	Bit 0	Description
S1	S0	
0	0	not used
0	1	Parity used
1	0	CRC used
1	1	Invalid



DS12442 Rev 3 37/95

In case either the Parity or the CRC check is implemented it is always located at the end of the communication.

As these two checks are not implemented in the product, the two bits are equal to '00'.

# 4.4 Output switching slopes control

Outputs switching slopes are set by configuration register FASTSWCR.

Address 0x04h - Fast Switching Configuration Register (FASTSWCR).

The FASTSWCR allows configuring each channel in fast switching mode.

The typical switching slopes are shown in the following table:

Table 27. Switching slopes

FASTSWCR	Channel 0,1 (V/µs)	Channel 2, 3 (V/µs)		
0	0.30	0.20		
1	0.45	0.30		

# 4.5 Output control

Depending on the actual device mode, outputs can be controlled by SPI register or Direct Input INx.

1. SPI register SOCR - in normal mode outputs can be turned ON/OFF, applying Bit[n] = 1/0

[n]: is the related channel, n = 0 for the channel 0, and n = 3 for channel 4

#### Example 1:

Turning ON channel 1 and 2 with turning OFF others (without taking in consideration the PWM or phase shifting)

Table 28. Write SOCR 0x06

Bit7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
	Command							
OC1	OC0				Address			
0	0	0	0	0	1	1	1	
	Data							
х	х	х	х	SOCR3	SOCR2	SOCR1	SOCR0	
0	0	0	0	0	1	1	0	

#### Example 2:

Turning ON channel 0 without changing other channels status

Dummy = Read SOCR

Dummy = [Dummy.OR.0x01] & 0x3F => Dummy = b00000111

**Table 29. Write SOCR Dummy** 

Bit7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
				Comm	and		
OC1	OC0				Address		
0	0	0	0	0	1	1	1
Data							
х	х	х	х	SOCR3	SOCR2	SOCR1	SOCR0
0	0	0	0	0	1	1	1

2. **Direct Input INx** - in Fail safe, Standby and Reset modes, turn ON/OFF the outputs by applying high, respectively low, logic levels to dedicated pin.

While in normal mode, output can use INx pin to control output if corresponding bit in DIENCR is at logic high level.


Then this truth table specifies output state:

Table 30. Truth table

DIENCRx	SOCRx	INx	OUTPUTx state
1	1	X	ON
1	0	L	OFF
1	0	Н	ON
0	1	Х	ON
0	0	Х	OFF

The output channels 0 and 1 can be configured to operate in BULB or LED mode using the Channel Control Register (CCR). If the relevant bit in CCR is 0, the output is configured in BULB mode, if it is set to 1, the output is configured in LED mode.





#### 4.6 **Control registers**

#### 4.6.1 Address 0x00h — Control Register (CTLR)

Table 31. CTLR — Control Register

Bit	Name	Access	Reset	Content		
7	Reserved	_	_			
6	Reserved	_	_			
5	GOSTBY	R/W	0	Go to Standby mode 1: Enter Standby mode It is necessary to do 2 write accesses to enter standby:  1. Write UNLOCK = 1  2. Write GOSTBY = 1 and EN = 0		
4	UNLOCK	R/W	0	Unlock bit, has to be set before GOSTBY or EN can be set		
3	Reserved	_	_			

Table 31. CTLR — Control Register (continued)

Bit	Name	Access	Reset	Content
2	CTDTH1	R/W	0	Case Thermal Detection Threshold
1	CTDTH0	R/W	0	These bits allow to configure the case thermal detection of the device. Three temperature thresholds are available by programming these two bits.  CDTH1 CTDH0 Detection temp 0 0 120 °C 0 1 130 °C 1 X 140 °C
0	EN	R/W	0	Enter Normal mode  1: Normal mode  0: Fail Safe mode  It is necessary to do 2 write accesses to enter Normal mode:  1. Write UNLOCK = 1  2. Write EN = 1 and GOSTBY = 0

# 4.6.2 Address 0x01h — Direct Input Enable Control Register (DIENCR)

Table 32. DIENCR — Direct Input Enable Control Register

Bit	Name	Access	Reset	Content
7	Reserved	_	_	
6	Reserved	_	_	Reserved
5	Reserved	_	_	Reserved
4	Reserved	_	_	
3	DIENCR3	R/W	0	The DIENCR enables the control of the corresponding
2	DIENCR2	R/W	0	output channel by the direct input.
1	DIENCR1	R/W	0	1: parallel input INx controls OUTPUTx
0	DIENCR0	R/W	0	0: function disabled

Note: Please refer also to Table 30: Truth table.



DS12442 Rev 3 41/95

## 4.6.3 Address 0x02h — Open-load OFF-State Control Register (OLOFFCR)

Table 33. OLOFFCR — Open-load OFF-state control register

Bit	Name	Access	Reset	Content
7	Reserved	_	_	
6	Reserved	_	_	Reserved
5	Reserved	_	_	Reserved
4	Reserved	_	_	
3	OLOFFCR3	R/W	0	The OLOFFCR enables an internal pull-up current
2	OLOFFCR2	R/W	0	generator to distinguish between the open-load OFF-state fault and the output shorted to Vcc fault.
1	OLOFFCR1	R/W	0	1: Pull-up current generator enabled for OUTPUTX
0	CCRO	R/W	0	0: Pull-up current generator disabled for OUTPUTX

# 4.6.4 Address 0x03h — Channel Control Register (CCR)

Table 34. CCR — Channel control register

Bit	Name	Access	Reset	Content	
7	Reserve	_	_		
6	Reserve	_	_		
5	Reserve	_	_	Reserved	
4	Reserve	_	_	Reserved	
3	Reserve	_	_		
2	Reserve	_	_		
1	CCR1	R/W	0	The CCR selects the BULB or LED mode for the corresponding output.	
0	CCR0	R/W	0	1: LED mode selected for OUTPUTX  0: BULB mode selected for OUTPUTX	

# 4.6.5 Address 0x04h — Fast Switching Configuration Register (FASTSWCR)

Table 35. FASTSWCR — Fast Switching Configuration Register

Bit	Name	Access	Reset	Content
7	Reserved	_	0	
6	Reserved	_	0	Reserved
5	Reserved	_	0	Reserved
4	Reserved	_	0	
3	FASTSWCR3	R/W	0	The FASTSWCR allows to configure each channel in fast switching
2	FASTSWCR2	R/W	0	mode
1	FASTSWCR1	R/W	0	1: Fast Switch
0	FASTSWCR0	R/W	0	0: Normal Switch

# 4.6.6 Address 0x06h — CurrentSense Multiplexer Control Register (CSMUXCR)

Table 36. CSMUXCR — CurrentSense Multiplexer Control Register

Bit	Name	Access	Reset	Content
7	Reserved	_	0	
6	Reserved	_	0	Decembed
5	Reserved	_	0	- Reserved
4	Reserved	_	0	
3	MUXEN	R/W	0	The MUXEN enables the CurrentSense output. Monitored channel is selected by MUXCH bits (02)
2		R/W	0	Mux channel selection: encoding.
1	MUXCH	R/W	0	MUXCH = 03 - correspond to output channel monitor MUXCH = 47 - reserved b0 ~LSB, b3 ~MSB
0		R/W	0	

Table 37. Truth table for CurrentSense Mux Control

b2	b1	b0	CurrentSense enable
0	0	0	CH0
0	0	1	CH1
0	1	0	CH2
0	1	1	CH3

# 4.6.7 Address 0x07h — SPI Output Control Register (SOCR)

Table 38. SOCR — SPI Output Control Register

Bit	Name	Access	Reset	Content
7	Reserved	_	_	
6	Reserved	_	_	Reserved
5	Reserved	_	_	Reserved
4	Reserved	_	_	
3	SOCR3	R/W	0	
2	SOCR2	R/W	0	The SOCR register controls the output drivers in Normal Mode. One bit per channel and the dx corresponds to channel-x.
1	SOCR1	R/W	0	1: The corresponding output is enabled
0	SOCR0	R/W	0	0: The corresponding output is disabled

Please refer also to Table 30: Truth table.



DS12442 Rev 3 43/95

# 4.6.8 Address 0x08h — Channel Latch OFF Timer Control Register (ch0, ch1) (CHLOFFTCR0,1)

In Normal Mode, the output behavior in case of power limitation or thermal shutdown is programmable, as latch-off, time limited auto-restart (tblanking). The default mode is the latch- off mode.

In latched off-state the fault has to be cleared to re-enable the output channel after an overtemperature or power limitation event through a new value written through SPI command at CHLOFFTCRx register.

In fail-safe state, the device operates in unlimited auto-restart mode.

### Example 3:

**Table 39. Channel configuration** 

Bit x3	Bit x2	Bit x1	Bit x0		Blanking time window duration
0	0	0	0	0x0	0 ms (latch-off configuration - default)
0	0	0	1	0x1	17 ms
0	0	1	0	0x2	34 ms
0	0	1	1	0x3	51 ms
1	1	1	0	0xE	238 ms
1	1	1	1	0xF	255 ms

Table 40. CHLOFFTCR0,1 — Channel Latch OFF Timer Control Register (ch0, ch1)

Bit	Name	Access	Reset	Content
7	CHLOFFTCR13	R/W	0	CHLOFFTCR1x
6	CHLOFFTCR12	R/W	0	It configures the blanking time duration in case of power
5	CHLOFFTCR11	R/W	0	limitation or overtemperature for the corresponding output.  CHLOFFTCR10 - CHLOFFTCR13: for channel 1
4	CHLOFFTCR10	R/W	0	CHEOFFICK 10 - CHEOFFICK 13. 101 CHAIIITEI 1
3	CHLOFFTCR03	R/W	0	
2	CHLOFFTCR02	R/W	0	CHLOFFTCR0x
1	CHLOFFTCR01	R/W	0	It configures the blanking time duration in case of the power limitation for the corresponding output.
0	CHLOFFTCR00	R/W	0	CHLOFFTCR00 - CHLOFFTCR03: for channel 0

# 4.6.9 Address 0x09h — Channel Latch OFF Timer Control Register (ch2, ch3) (CHLOFFTCR2,3)

Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3)

Bit	Name	Access	Reset	Content
7	CHLOFFTCR33	R/W	0	CHLOFFTCR3x
6	CHLOFFTCR32	R/W	0	It configures the blanking time duration in case of the power
5	CHLOFFTCR31	R/W	0	limitation for the corresponding output.
4	CHLOFFTCR30	R/W	0	CHLOFFTCR30 - CHLOFFTCR33: for channel 3



Table 41. CHLOFFTCR2,3 — Channel Latch OFF Timer Control Register (ch2, ch3) (continued)

Bit	Name	Access	Reset	Content
3	CHLOFFTCR23	R/W	0	CHLOFFTCR2x
2	CHLOFFTCR22	R/W	0	It configures the blanking time duration in case of the power
1	CHLOFFTCR21	R/W	0	limitation for the corresponding output.
0	CHLOFFTCR20	R/W	0	CHLOFFTCR20 - CHLOFFTCR23: for channel 2



# 5 Diagnostic

Device is capable to provide digital diagnostic information through SPI interface and analogue diagnostic signal using CurrentSense signal.

# 5.1 Analogue diagnostic

The Analogue output signal provides:

- Mirror Current output in current mode, proportional of the load current in normal operation, according to K-ratio
- No signal output is in High Z (tri-state)

The CSMUXCR register is used to enable the CurrentSense feature of each channel to the CurrentSense pin.

Each channel integrates an analog CurrentSense function which can be connected to the CurrentSense pin by setting the MUXEN bit (bit 3) and by setting the corresponding channel in the MUX channel selection bits (bits 0, 1 and 2) in the address 0x06h - CurrentSense Multiplexer Control Register (CSMUXCR).

# 5.2 Digital diagnostic

Global status byte (GSB) provides preliminary status of device every SPI communication with device. It informs about device actual mode (normal/fail-safe).

VNQ7004SY Diagnostic




Figure 17. Diagnostic registers

By reading additional status registers, more detailed information is provided. Status information is stored in the status registers.

### 5.2.1 Status registers

Table 42. Status registers

Address	Name	Access	Description
0x2F	DIENSR	Read	Direct Input Status register.  This register is a real time one and reads back the Input state for each direct input. The register content is cleared if the battery voltage is not present.
0x30	CHFBSR	Read/Clear	Channel Feedback Status Register Each bit specifies channel fault state, providing a logical "OR" combination of VDS, PWLM, OT failure flags related to OUTPUTx. The contribution of VDS failure can be masked through CONFIG register settings.
0x31	STKFLTR	Read/Clear	Open-load OFF-state/ Stuck to Vcc Status Register Provides information about open load or stuck to Vcc, depending on the configuration of the OLOFFCR register.
0x32	CHLOFFSR	Read	Channels latch-off status register One bit per channel. In case a channel is latch-off, this flag is set and is readable by MCU In latched-off state the fault has to be cleared through a Write operation of dedicated CHLOFFTCRx register to re-enable the output channel after an overtemperature or power limitation event
0x33	VDSFSR	Read/Clear	VDS feedback status register Each bit specifies channel fault state in case of high voltage drop across PowerMos (VDS)
0x34	GENSR	Read/Clear	Generic Status register Bit 7: Undervoltage warning flag Bit 6: Reset warning bit. This bit is set in case of Reset event (HW Reset or SW Reset). Bit 5: SPI Error warning bit. Bit 6 & Bit 5 have to be cleared through a Read & Clear command. Bit 7 is a real time bit.

Note: Regarding **CHLOFFSR** register, **Time limited auto-restart** and for further information about the Configurable blanking time, please refer to the related chapter.

# 5.3 Over load (VDS high voltage, Over Load (OVL))

During low duty cycle PWM operation on a shorted load, ON-time may be too short to allow power limitation or overtemperature detection. CurrentSense output is disabled. This would make detection of over load condition impossible. To overcome this, always when an output channel is turned OFF, the voltage drop on the PowerMOS ( $V_{DS}$ ) is measured. If  $V_{DS}$  (voltage across PowerMOS output stage) exceeds the threshold defined by the parameter



VNQ7004SY Diagnostic

V<sub>DS\_OVL</sub>, an over load condition is detected. The corresponding bit in the over load status register VDSFSR (address 0x33h) is set.

The same information is saved in the Channel Feedback Status Register (CHFBSR), if it is not masked in the CONFIG register.

Consequently, the bit 4 in the Global Status Byte and the Global Error Flag are set, if it is not masked in the CONFIG register.

The VDSFSR is a warning and the channel can be switched on again even if the VDSFSRx bit is set. The VDSFSRx bit remains unchanged until a read and clear command on VDSFSR is sent by the SPI or until the output is turned off the next time, when V<sub>DS</sub> is evaluated again.

In case of low duty cycle PWM operation (i.e. 3% typical at 200 Hz in Bulb mode), VDS might be greater than a threshold defined by the parameter VDS\_OVL even if the output is not in over load state so that a false warning is issued.

Please refer to the Section 4.3.1: Global Status byte description, Section 5.7: Address 0x30h — Channel Feedback Status Register (CHFBSR) and Section 5.10: Address 0x33h — VDS Feedback Status Register (VDSFSR).

# 5.4 Open-load ON-state detection

The open-load ON-state is performed by reading the CurrentSense.

# 5.5 Open-load OFF-state detection

If the output voltage Vout in OFF-state of the output is greater than the open-load detection threshold voltage Vol., an open-load OFF-state / Stuck to Vcc event is detected. The corresponding bit in the Open-load OFF-state / Stuck to Vcc status register STKFLTR (address 0x31h) is set. Consequently, the OLOFF bit (bit 1) in the Global Status Register and the Global Status Bit Not are set. To avoid false detection, the diagnosis starts after turn-off of a channel with an additional delay tdoloff.

To distinguish between an open-load OFF-state event and a short to Vcc condition, an internal pull-up current generator can be enabled for each channel by setting the corresponding bit in the open-load OFF-state control register (OLOFFCR, address 0x02h).

The activated pull-up current generators are active in Normal Mode, in Fail Safe Mode and in Standby Mode. In Sleep Mode 2, the current generators are switched off. The register contents, however, are saved also in Sleep Mode 2, consequently the current generators are reactivated after a return to Standby or a wakeup to Fail Safe Mode. A hardware reset (VDD < VDD\_POR\_OFF) or a software reset (Command byte = FFh) clears all register contents and hence the current generators are switched off.



DS12442 Rev 3 49/95




Figure 18. Open-load OFF-state detection

Table 43. STKFLTR state

	With internal pull-up generator	Without internal pull-up generator
Case 1: load connected	"0" / no fault	"0" / no fault
Case 2: no load	"1" / fault	"0" / no fault
Case 3: output shorted to Vcc	"1" / fault	"1" / fault

# 5.6 Address 0x2Fh — DIENSR: Direct Input Status register

Table 44. DIENSR — Direct Input Status register

Bit	Name	Access	Reset	Content
7	Reserved	_	0	
6	Reserved	_	0	Reserved
5	Reserved	_	0	Reserved
4	Reserved	_	0	
3	DIENSTR3	R	0	The DIENSTRx registers read back the status of the Direct Inputs.
2	DIENSTR2	R	0	1: The corresponding input is HIGH
1	DIENSTR1	R	0	0: The corresponding input is LOW DIENSTR0 is the direct input status of the channel 0
0	DIENSTR0	R	0	

VNQ7004SY Diagnostic

# 5.7 Address 0x30h — Channel Feedback Status Register (CHFBSR)

Table 45. CHFBSR — Channel Feedback Status Register

Bit	Name	Access	Reset	Content
7	Reserved	_	0	
6	Reserved	_	0	Reserved
5	Reserved	_	0	Reserved
4	Reserved	_	0	
3	CHFBSR3	R/C	0	The CHFBSRx provides a logical "OR" combination of VDS, PL, OT failure flags related to OUTPUTx.  The contributions of VDS failure flags are maskable through CONFIG register settings.  CHFBSRx = 1: Channel OUTPUTx on failure  CHFBSRx = 0: Channel OUTPUTx no failure  The bits are refreshed continuously in ON-state and latched in OFF-sate. The bits are not set in case of latch-off configuration and if contribution of VDS failure flags is masked.  In order to clear the bit in OFF-state, it is necessary to send a Read-Clear command
2	CHFBSR2	R/C	0	
1	CHFBSR1	R/C	0	
0	CHFBSR0	R/C	0	

# 5.8 Address 0x31h — Open-load OFF-State / Stuck to VCC Status Register (OLOFFCR)

Table 46. STKFLTR — Open-load OFF-State / Stuck to VCC Status Register

Bit	Name	Access	Reset	Content
7	Reserved	_	0	
6	Reserved	_	0	Reserved
5	Reserved	_	0	Reserved
4	Reserved	_	0	
3	OLOFFSR3	R/C	0	The OLOFFCR bit is set in OFF-state after turn-off delay, the tdoloff is
2	OLOFFSR2	R/C	0	elapsed if Vout > Vol. It gives an information about open load or a stuck to Vcc which depends on the configuration of the OLOFFCR register (for details refer to the functional description). The bit is continuously refreshed in OFF-state and it is latched during ON-state. In order to clear the bit in ON-state it is necessary to send a Read and Clear command.  1: Open-load in OFF-state or stuck to Vcc condition occurred for OUTPUTX  0: No fault detected
1	OLOFFSR1	R/C	0	
0	OLOFFSR0	R/C	0	

# 5.9 Address 0x32h — Channels latch-off status register (CHLOFFSR)

Table 47. CHLOFFSR — Channels latch-off status register

Bit	Name	Access	Reset	Content
7	Reserved	_	0	
6	Reserved	_	0	Decenied
5	Reserved	_	0	Reserved
4	Reserved	_	0	
3	CHLOFFSR3	R	0	
2	CHLOFFSR2	R	0	Latch OFF flag register. One bit per channel.
1	CHLOFFSR1	R	0	In case of latch-OFF of a channel because of power-limitation or
0	CHLOFFSR0	R	0	overtemperature, this flag is set and readable by MCU  — In latch-off state the fault has to be cleared through a Write operation of dedicated CHLOFFTCRx register to re-enable the output channel after an overtemperature or power limitation event. A SW reset event clears the content of the register

# 5.10 Address 0x33h — VDS Feedback Status Register (VDSFSR)

Table 48. VDSFSR — VDS Feedback Status Register

Bit	Name	Access	Reset	Content				
7	Reserved	_	0					
6	Reserved	_	0	Reserved				
5	Reserved	_	0	Reserved				
4	Reserved	_	0					
3	VDSFSR3	R/C	0					
2	VDSFSR2	R/C	0	VDS Feedback status. One bit per channel.				
1	VDSFSR1	R/C	0	- The VDSFSRx bit is set if, at the instant when the channel is commanded off or is latched-off, the Vcc - Vout voltage drop				
0	VDSFSR0	R/C	0	exceeds V <sub>DS_OVL</sub> threshold. The bit is latched until the next turn OFF. In order to clear the bit it is necessary to send a read and clear command.  The VDSFSRx bit is set to:  1: High VDS detected on OUTPUTx  0: no fault detected  Note: As the status register is not updated while CSN is low, it is possible that the update of the VDSFSR is delayed until the next time it is commanded off, if the PowerMOS is turned off during an SPI- frame.				

VNQ7004SY Diagnostic

# 5.11 Address 0x34h — Generic Status Register (GENSR)

Table 49. GENSR — Generic Status Register

Bit	Name	Access	Reset	Content
7	VCCUV	R	0	VCC undervoltage detection, Active High: this bit is related to the VCC undervoltage detection and is real time, means that it is set when Vcc < Vusp and it is automatically reset as soon as Vcc > Vusp + Vusphyst. This bit sets the Global Error Flag of the GSB.
6	RST	R/C	0	Active High: this bit is high in case of chip reset (hardware reset due to a loss of VREG supply or software reset).  This bit is set until a Read and Clear Command is performed.
5	SPIE	R/C	0	Active High: this bit is set at end of Communication in case of wrong number of clock cycles during a communication frame or invalid bus condition or SDI stuck at High or Low conditions.  This bit is set until a Read and Clear is performed.
4	Reserved	_	0	
3	Reserved	_	0	
2	Reserved	_	0	
1	Reserved		0	
0	Reserved	_	0	

# 5.12 Address 0x3Fh — Configuration Register (CONFIG)


Table 50. CONFIG — Configuration Register

Bit	Name	Access	Reset	Content
7	Reserved	_	0	Reserved
6	Reserved	_	0	Reserved
5	Reserved	_	0	Reserved
4	VDSMASK3	R/W	0	Masks the contribution of the VDS status bit in the channel feedback status register and Global Status Byte For channel 3 1: VDS bit is masked 0: VDS bit not masked
3	VDSMASK2	R/W	0	Masks the contribution of the VDS status bit in the channel feedback status register and Global Status Byte For channel 2 1: VDS bit is masked 0: VDS bit not masked
2	VDSMASK1	R/W	0	Masks the contribution of the VDS status bit in the channel feedback status register and Global Status Byte For channel 1 1: VDS bit is masked 0: VDS bit not masked

Table 50. CONFIG — Configuration Register

Bit	Name	Access	Reset	Content
1	VDSMASK0	R/W	0	Masks the contribution of the VDS status bit in the channel feedback status register and Global Status Byte For channel 0 1: VDS bit is masked 0: VDS bit not masked
0	WDTB	R/W	0	Changing the polarity of the Watchdog Toggle Bit (WDTB) within Watchdog Timeout (WDTO linked to twdtb parameter, see <i>Table 58: Dynamic characteristics - Mode 1</i> ) keeps the device in NORMAL operating mode

Figure 19. Diagnostic flowchart based on GSB





VNQ7004SY Diagnostic

Detailed diagnosis in OFF state Enable internal Pull-up current generator write to (OLOFFCR) control register Read Open load in off state (STKFLTR) Store Open load in off state (StoredOFFState) Disable internal Pull-up current generator write to (OLOFFCR) control register Read Open load in off state (STKFLTR) No err. StoredOFFState = 0 StoredOFFState > 0 Evaluate STKFLTR = 0 STKFLTR = 0 No error Open Load Open load End in OFF state StoredOFFState > 0 STKFLTR > 0 Short to Vcc GAPGCFT01125

Figure 20. Diagnostic flowchart for open-load off-state respectively stuck to VCC failure




Figure 21. Diagnostic flowchart for digital overload detection

# 6 Programmable blanking window

Dedicated registers for each channel (CHLOFFTCR0,1 and CHLOFFTCR2,3) provide a variable and programmable blanking window in case of power limitation or overtemperature event. During this period, the corresponding channel is in auto-restart mode and the channel is allowed to stay in power-limitation and/or overtemperature state before latching off, once blanking time is expired, if the cause of the power limitation or overtemperature event is still present. In this case the channel latches off and the related flag in the latch-off error register (CHLOFFSR) is set. Latch-off flag is also reported in the Global Status Byte (see Section 4.3.1: Global Status byte description).

If during the blanking time the cause of power limitation and/or overtemperature event disappears, the timer stops then the rest of the blanking time will be available for another power limitation and/or overtemperature event. Therefore it is up to MCU to reset the timer by refreshing the programmed value in the dedicated register (CHLOFFTCR0,1 or CHLOFFTCR2,3).

MCU can keep the device in auto-restart forever artificially, by refreshing the programmed blanking time.

### 6.1 Timer

The 4 bit value per channel written in CHLOFFTCRx register is translated internally into an 8 bit value. The four MSB of this 8 bit value correspond to the content of CHLOFFTCRx register, while the four LSB are filled with 0xF. The 8 bit value refers to an analogue timer value.

 ch1
 ch1
 ch1
 ch0
 ch0|
 ch0
 ch0
 CHLOFFTCR1 register

 m1
 m2
 m3
 m4
 1
 1
 1
 1

 n1
 n2
 n3
 n4
 1
 1
 1
 1

Figure 22. Internal timer process

The granularity of the 8-bit counter is tSTEP. At each power limitation or overtemperature event, the 8-bit counter is decreased by the number of steps equal to the duration of power limitation or overtemperature event. If power limitation or overtemperature phase lasts for less than tSTEP the counter is decreased by one step.

After each downcount of the 8-bit register, the 4 MSB bits will be transferred to the 4 bits of corresponding CHLOFFTCRx register in order to refresh this register to the new value of the timer. The microcontroller can read only the 4 MSB bits content of the register. In consequence, the microcontroller can detect a change of every 16 steps of downcounting.

Downcounting is stopped and the content of the 8-bit counter is frozen, when the channel is commanded off through Direct Input or SOCR register or when the channel goes into Fail Safe mode.

# 6.2 Blanking window values

Typical values of the configurable blanking window are shown in *Table 51: Time values written by MCU* and their real value in timer register.



DS12442 Rev 3 57/95

Bit 7 or bit 3	Bit 6 or bit 2	Bit 5 or bit 1	Bit 4 or bit 0	0xm	0xmF	Typical value of blanking time
0	0	0	0	0x0	0xF	Latch-OFF ( <b>ZERO</b> )
0	0	0	1	0x1	0x1F	17 ms
0	0	1	0	0x2	0x2F	34 ms
0	0	1	1	0x3	0x3F	51 ms
				0x4	0x4F	68 ms
1	1	1	0	0xE	0xEF	238 ms
1	1	1	1	0xF	0xFF	255 ms

Table 51. Time values written by MCU and their real value in timer register

A peculiarity exists for the value 0x0. It configures the channel in Latch-OFF mode without blanking time. Consequently the channel will latch-off upon the first occurrence of power limitation or overtemperature event.

# 6.3 Limp Home mode

In Limp Home mode, the device is in unlimited auto-restart operation. The blanking time window has no effect on the duration of the auto-restart.

## 6.4 Registers

For more details refer to the SPI register and Diagnostics.

- Address 08h Channel Latch OFF Timer Control Register (CHLOFFTCR0,1)
- Address 09h Channel Latch OFF Timer Control Register (CHLOFFTCR2,3)

8 bit registers (Latch-OFF timer: R/W) are used for channel behavior configuration and the timer value setting. For each channel 4 bits are used.

The value is written by MCU from 0x0 to 0xF.


### Latch-Off timer register access

- Write command store new value, read-back (during write command) old value equal to the TIMER down-counting.
  - Any write command will clear the Flag in the Latch-OFF-Flag register and reset the timer.
  - This function will be used by MCU to clear the flag in the Latch-OFF-Flag register, which is READ only register.
- Read command reads currently down-counted TIMER value. If channel was latched because of timer expired, channel is kept latched after read command.
- Address 32h Channels latch-off status register CHLOFFSR

Each channel has one flag. Unused channels or not existent one is reserved bit. In case of latch-OFF of a channel, this flag will be set and readable by MCU.

### Example 2:

Figure 23. VNQ7004SY CHLOFFSR



### **Latch-OFF Flag register access**

- Write command not allowed (status register)
- **Read command** reads current status of channels; this has no impact on latched / un-latched channels.
- **Clear command** not allowed. To clear this register, a write operation in the corresponding bit of CHLOFFTCR is required.



DS12442 Rev 3

59/95

# 7 Electrical specifications

# 7.1 Absolute maximum ratings

Stressing the device above the rating listed in the *Table 52: Absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 52. Absolute maximum ratings** 

Symbol	Parameter	Value	Unit
$V_{REG}$	DC SPI supply stabilization	3.6	V
-VREG	Reverse DC SPI supply stabilization	0.3	V
VccJs	Maximum jump start voltage for single pulse short circuit protection	28	V
Vcc	DC supply voltage	38	V
-Vcc	Reverse DC supply voltage (without external components)	0.3	V
IOUT0,1,2,3	Maximum DC output current	Internally limited	Α
- <b>I</b> OUT0,1	Reverse DC output current	9	Α
-lout2,3	'	20	Α
I <sub>SENSE</sub>	CS pin DC output current ( $V_{GND} = V_{CC}$ and $V_{SENSE} < 0 V$ )	10	Л
	CS pin DC output current in reverse (V <sub>CC</sub> < 0 V)	-20	mA
Емахо,1	Maximum switching energy (single pulse) T <sub>DEMAG</sub> = 0.1 ms; T <sub>jstart</sub> = 150°C	12.5	mJ
Емах2,3	Maximum switching energy (single pulse) T <sub>DEMAG</sub> = 0.1 ms; T <sub>jstart</sub> = 150°C	39.6	mJ
V <sub>SDO</sub>	DC SPI pin voltage	V <sub>DD</sub> + 0.3	V
-V <sub>SDO</sub>	Reverse DC SPI pin voltage	0.3	V
ISDI,CSN,SCK	DC SPI pin current	+10/-1	mA
$V_{DD}$	DC Digital Control supply	7	V
-V <sub>DD</sub>	Reverse DC Digital Control supply	0.3	V
IDIN0,1	DC direct input current	+1/-1	mA
IDIN2,3		+1/-1	mA



Tstg

**I**LAT

-55 to 150

±20

°C

mΑ

Unit **Symbol** Value **Parameter** Electrostatic discharge (ANSI-ESDA-JEDEC-JS-001-2014) 2000 -IN0,1,2,32000 - VDD 2000 - VREG 2000 ٧ **ESD** - CSN, SDI, SCK 2000 - SDO 2000 - CurrentSense 4000 - OUT0,1,2,3 4000 Τj Junction operating temperature -40 to 150 °C

Table 52. Absolute maximum ratings

# 7.2 Thermal data

Storage temperature

Latch up current

Table 53. Thermal data

Symbol	Parameter	Typ. value	Unit
Rthj-board	Thermal resistance junction-board (JEDEC JESD 51-8)	3.8	°C/W
Rthj-amb	Thermal resistance junction-ambient	See Figure 31	

## 7.3 SPI electrical characteristics

Mode 1:  $4.5 \text{ V} < \text{V}_{DD} < 5.5 \text{ V}$ ,  $\text{V}_{DD}$  and  $\text{V}_{REG}$  independent;  $-40 \,^{\circ}\text{C} < \text{T}_{j} < 150 \,^{\circ}\text{C}$ , unless otherwise specified.

Mode 2: 2.7 V <  $V_{DD}$  < 3.3 V,  $V_{DD}$  and  $V_{REG}$  short circuited; -40 °C <  $T_j$  < 150 °C, unless otherwise specified.

Table 54. DC characteristics - Mode 1

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub> pin	•	•		•		•
VDD_POR_ON	Power-on reset threshold. Device leaves the Reset mode. Supply of digital part is reset.	V <sub>DD</sub> increasing; V <sub>CC</sub> > V <sub>USD</sub>		2.3	2.8	V
VDD_POR_OFF	Power-on shutdown threshold. Device enters Reset mode. Supply of digital part in shutdown.	V <sub>DD</sub> decreasing; V <sub>CC</sub> > V <sub>USD</sub>	1.4	2.0		V
VPOR_HYST	Power-on reset hysteresis			0.5		V
loo	Digital part supply current in normal mode (@ Vdd = 5 V)	V <sub>DD</sub> = 5 V; SPI active without frame communication		0.6	1.0	mA



Table 54. DC characteristics - Mode 1 (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
IDDstd	Digital part supply current in standby state (@ Vdd = 5 V)	$V_{DD} = 5 \text{ V};$ $T_j = 125 \text{ °C}, \text{ INx} = 0 \text{ V}$		5	20	μΑ
SDI, SCK pin	s	•				
IIL	Low level Input current	V <sub>SDI,SCK</sub> = 0.3 V <sub>DD</sub>	1			μΑ
Іін	High level Input current	V <sub>SDI,SCK</sub> = 0.7 V <sub>DD</sub>			10	μΑ
VIL	Input low voltage				0.3VDD	V
VIH	Input high voltage		0.7VDD			V
V <sub>I_HYST</sub>	Input hysteresis voltage			1.0		V
	ODI de la contraction de la co	I <sub>IN</sub> = 1 mA	5.8		7.3	V
Vsdi_cl	SDI clamping voltage	I <sub>IN</sub> = -1 mA		-0.6		V
V <sub>SCK_CL</sub>	001/ 1 : 11	I <sub>IN</sub> = 1 mA	5.8		7.3	V
	SCK clamping voltage	I <sub>IN</sub> = -1 mA		-0.6		V
SDO pin				<u>I</u>		
Vol	Output low voltage	Ispo = -5 mA; CSN low; fault condition; no SCK			0.2V <sub>DD</sub>	٧
Vон	Output high voltage	Ispo = 5 mA; CSN low; no fault condition; no SCK	0.8V <sub>DD</sub>			٧
lLO	Output leakage current	V <sub>SDO</sub> = 0 V or 5 V, CSN high; -40 °C < T <sub>j</sub> < 85 °C	-5		5	μA
CSN pin	•					
IIL_CSN	Low level Input current	Vcsn = 0.3 Vdd	-10			μΑ
I <sub>IH_CSN</sub>	High level Input current	Vcsn = 0.7 Vdd			-1	μΑ
VIL_CSN	Output low voltage				0.3V <sub>DD</sub>	٧
VIH_CSN	Output high voltage		0.7V <sub>DD</sub>			٧
VHYST_CSN	Input hysteresis voltage			1.0		V
Vcl_csn	CCN elements and the sec	I <sub>IN</sub> = 1 mA	5.8		7.3	V
	CSN clamping voltage	I <sub>IN</sub> = -1 mA		-0.6		V
Vsck_cl	SCK clamping voltage	I <sub>IN</sub> = 1 mA	5.8		7.3	V



Table 55. DC characteristics - Mode 2

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub> pin				<u>I</u>		
VDD_POR_ON	Power-on reset threshold. Device leaves the Reset mode. Supply of digital part is reset.	V <sub>DD</sub> increasing; V <sub>CC</sub> > V <sub>USD</sub>		2.3	2.8	V
VDD_POR_OFF	Power-on shutdown threshold. Device enters Reset mode. Supply of digital part in shutdown.	V <sub>DD</sub> decreasing; V <sub>CC</sub> > V <sub>USD</sub>	1.4	2.0		V
VPOR_HYST	Power-on reset hysteresis			0.3		٧
lod	Digital part supply current in normal mode (@ Vdd = 3 V)	V <sub>DD</sub> = 3 V; SPI active without frame communication		0.3	0.5	mA
DDstd	Digital part supply current in standby state (@ Vdd = 3 V)	$V_{DD} = 3 \text{ V};$ $T_j = 125 \text{ °C}, \text{ INx} = 0 \text{ V}$		2	10	μΑ
SDI, SCK pins	3					
lıL	Low level Input current	VSDI,SCK = 0.3 VDD	1			μΑ
Іін	High level Input current	V <sub>SDI,SCK</sub> = 0.7 V <sub>DD</sub>			10	μΑ
VIL	Input low voltage				0.3V <sub>DD</sub>	V
VIH	Input high voltage		0.7V <sub>DD</sub>			V
V <sub>I_HYST</sub>	Input hysteresis voltage			0.8		V
V	CDI alemaning velters	I <sub>IN</sub> = 1 mA	5.8		7.3	V
Vsdi_cl	SDI clamping voltage	I <sub>IN</sub> = -1 mA		-0.6		V
V	COV alemning valte as	I <sub>IN</sub> = 1 mA	5.8		7.3	V
Vsdk_cl	SCK clamping voltage	I <sub>IN</sub> = -1 mA		-0.6		V
SDO pin	•			•		
Vol	Output low voltage	Ispo = -5 mA; CSN low; fault condition; no SCK			0.2V <sub>DD</sub>	V
Vон	Output high voltage	Ispo = 5 mA; CSN low; no fault condition; no SCK	0.8V <sub>DD</sub>			٧
Іго	Output leakage current	V <sub>SDO</sub> = 0 V or V <sub>DD</sub> , CSN high; -40 °C < T <sub>j</sub> < 85 °C	-5		5	μA
CSN pin						
IIL_CSN	Low level Input current	V <sub>CSN</sub> = 0.3 V <sub>DD</sub>	-10			μA
I <sub>IH_</sub> CSN	High level Input current	Vcsn = 0.7 Vdd			-1	μΑ



63/95

Table 55. DC characteristics - Mode 2 (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIL_CSN	Output low voltage				0.3VDD	V
VIH_CSN	Output high voltage		0.7V <sub>DD</sub>			V
VHYST_CSN	Input hysteresis voltage			0.8		V
Vcl csn	CSN clamping voltage	I <sub>IN</sub> = 1 mA	5.8		7.3	V
V GL_CSN		I <sub>IN</sub> = -1 mA		-0.6		V

### Table 56. AC characteristics (SDI, SCK, CSN, SDO pins) - Mode 1

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Соит	Output capacitance (SDO)	Vout = 0 V to 5 V	_	_	10	pF
Cin	Input capacitance (SDI)	V <sub>IN</sub> = 0 V to 5 V	_	_	10	pF
JIN	Input capacitance (other pins)	V <sub>IN</sub> = 0 V to 5 V	_	_	10	pF

### Table 57. AC characteristics (SDI, SCK, CSN, SDO pins) - Mode 2

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Соит	Output capacitance (SDO)	Vout = 0 V to 3 V	_	_	10	pF
	Input capacitance (SDI)	V <sub>IN</sub> = 0 V to 3 V	_	_	10	pF
Cin	Input capacitance (other pins)	V <sub>IN</sub> = 0 V to 3 V	_	_	10	pF

### Table 58. Dynamic characteristics - Mode 1

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
fc	Clock frequency	Duty cycle = 50%			4	MHz
twnch	CSN timeout: time to release SDO bus		30		70	ms
twdтв	Watchdog toggle bit timeout		30		70	ms
tslch (1)	CSN low setup time		120			ns
tshch (1)	CSN high setup time		3000			ns
t <sub>DVCH</sub> (1)	Data in setup time		20			ns
t <sub>CHDX</sub> (1)	Data in hold time		30			ns
tсн <sup>(1)</sup>	Clock high time		115			ns
tcL <sup>(1)</sup>	Clock low time		115			ns
tcLQV <sup>(1)</sup>	Clock low to output valid	Соит <b>= 1 nF</b>		150		ns
tqlqH <sup>(1)</sup>	Output rise time	Соит <b>= 1 n</b> F		110		ns
tqhql <sup>(1)</sup>	Output fall time	Соит <b>= 1 n</b> F		110		ns



Table 58. Dynamic characteristics - Mode 1

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
twu	Rising edge of VDD to first allowed communication		3		23	μs
tstdby_out	Minimum time during which CSN must be toggled low to go out of STDBY mode		30	80	150	μs
tsclk <sup>(1)</sup>	SCK setup time before CSN rising		150			ns
tcsnqv <sup>(1)</sup>	CSN low to output valid			50	100	ns
tcsnqt <sup>(1)</sup>	CSN high to output tristate			50	100	ns

<sup>1.</sup> Parameter guaranteed by design and characterization; not subject to production test.

Table 59. Dynamic characteristics - Mode 2

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
fc	Clock frequency	Duty cycle = 50%			4	MHz
twhch	CSN timeout: time to release SDO bus		30		70	ms
<b>t</b> wdtb	Watchdog toggle bit timeout		30		70	ms
tslch <sup>(1)</sup>	CSN low setup time		120			ns
tshch (1)	CSN high setup time		3000			ns
t <sub>DVCH</sub> (1)	Data in setup time		20			ns
t <sub>CHDX</sub> (1)	Data in hold time		30			ns
tсн <sup>(1)</sup>	Clock high time		115			ns
tcL <sup>(1)</sup>	Clock low time		115			ns
tcLQV <sup>(1)</sup>	Clock low to output valid	Соит = 1 nF		150		ns
tqlqh <sup>(1)</sup>	Output rise time	Cout = 1 nF		110		ns
tqhql <sup>(1)</sup>	Output fall time	Cout = 1 nF		110		ns
twu	Rising edge of VDD to first allowed communication		3		23	μs
tstdby_out	Minimum time during which CSN must be toggled low to go out of STDBY mode		30	80	150	μs
tsclk <sup>(1)</sup>	SCK setup time before CSN rising		150			ns
tcsnqv <sup>(1)</sup>	CSN low to output valid			50	100	ns
tcsnqt <sup>(1)</sup>	CSN high to output tristate			50	100	ns

<sup>1.</sup> Parameter guaranteed by design and characterization; not subject to production test.



DS12442 Rev 3 65/95




Figure 24. SPI dynamic characteristics

Table 60. VREG pin - Mode 1

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit			
V <sub>REG</sub>	Supply voltage in normal mode	V <sub>DD</sub> = 5 V; normal mode	2.5	3	3.5	V			
	Supply voltage in standby mode	V <sub>DD</sub> = 5 V; standby mode	2.5	3	3.5	V			
Z <sub>REG</sub>	Output impedance	V <sub>DD</sub> = 5 V; IREG = 5 mA		50		Ω			
IREG_Max	Maximum output current	V <sub>REG</sub> = 90% * V <sub>REG(typ)</sub> ; V <sub>DD</sub> = 5 V		7		mA			

# 7.4 Electrical characteristics

7 V < Vcc < 28 V; –40 °C <  $T_j$  < 150 °C, unless otherwise specified.

Table 61. Power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vcc	Operating supply voltage		4	13	28	V
Vusd	Undervoltage shutdown			3	4	V
VuSDhyst	Undervoltage shutdown hysteresis			0.25		V
Vclamp	Vcc clamp voltage	Icc = 20 mA; Iouto,1,2,3 = 0 A	38	46	52	V
La	Supply current in sleep mode at $V_{CC} = 13 \text{ V}$ ; $T_j = 25^{\circ}\text{C}$	Sleep mode1; Vcc = 13 V; T <sub>j</sub> = 25 °C; V <sub>DD</sub> = 0 V		0.1	2	μA
Istby		Sleep mode2; Vcc = 13 V; T <sub>j</sub> = 25 °C; V <sub>DD</sub> = 5 V		5	10	μA
Is(on)	Supply current in ON-state	ON-state (all channels ON); Vcc = 13 V; Vbb = 5 V; Iout = 0 A		8.5	14	mA
I <sub>L(off)</sub>	OFF state output current at Vcc = 13 V, T <sub>j</sub> = 25°C	$V_{DD} = 0 \text{ V}; V_{CC} = 13 \text{ V};$ $T_j = 25 \text{ °C}; V_{in} = V_{out} = 0 \text{ V}$	0	0.1	0.5	μA
ιμ(οπ)	OFF-state output current at Vcc = 13 V, T <sub>j</sub> = 125°C	V <sub>DD</sub> = 0 V; V <sub>CC</sub> = 13 V; T <sub>j</sub> = 125 °C; V <sub>in</sub> = V <sub>out</sub> = 0 V	0		3	μA
VF0,1	Output Vcc diode voltage at T <sub>j</sub> =	Vcc = 13 V; Iоит = 3 A; Т <sub>j</sub> = 150 °C			0.7	V
VF2,3	150°C	Vcc = 13 V; Iоит = 6 A; Т <sub>j</sub> = 150 °C			0.7	V

Table 62. Logic inputs (IN0,1,2,3 pins)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
VIL0,1,2,3	Input low level voltage				0.9	V
I <sub>I</sub> L <sub>0</sub> ,1,2,3	Low level input current	V <sub>IN</sub> = 0.9 V	1			μΑ
VIH0,1,2,3	Input high level voltage		2.1			V
IIH0,1,2,3	High level input current	V <sub>IN</sub> = 2.1 V			10	μΑ
VI(hyst)0,1,2,3	Input hysteresis voltage		0.2			V
VICL2,3	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.5		7.5	V
VICL2,3	Input clamp voltage	I <sub>IN</sub> = -1 mA		-0.7		V
Violet	Input clamp voltage	I <sub>IN</sub> = 1 mA	5.5		8.2	V
Viclo,1		I <sub>IN</sub> = -1 mA		-0.7		V



DS12442 Rev 3 67/95

**Table 63. Protection** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Uni t
DT <sub>PLIM</sub> (1)	Junction-case temperature difference triggering power limitation protection	Vcc = 13 V		60		°C
DTPLIMR	Junction-case temperature difference resetting power limitation protection	Vcc = 13 V		35		°C
TTSD	Shutdown temperature	Vcc = 13 V	150	175	200	°C
T <sub>R</sub> <sup>(2)</sup>	Reset temperature	Vcc = 13 V, latched off mode disabled	T <sub>RS</sub> + 1	T <sub>RS</sub> + 5		°C
Trs	Thermal reset of CHFBSR fault detection	Vcc = 13 V, latched off mode disabled	135			°C
T <sub>HYST</sub> <sup>(2)</sup>	Thermal hysteresis (TTSD - TR)	Vcc = 13 V, latched off mode disabled		10		°C
Tcsp <sup>(2)</sup>	Case thermal detection pre- warning	Vcc = 13 V (see Table 31: CTLR — Control Register)	Tcsp nom–15	Tcsp nom	Tcsp nom+15	°C
Tcr (2)	Case thermal detection reset	Vcc = 13 V		T <sub>CSD</sub> nom-15		°C
VDS_OVL	V <sub>DS</sub> overload detection threshold		Vcc - 1.5	Vcc - 1.0	Vcc - 0.5	٧
<b>t</b> Blanking	Programmable blanking time		-20		20	%
	Minimum turn-on time per	Bulb mode, ch0 and ch1			220	μs
ton_min	channel to avoid false VDS error	LED mode, ch0 and ch1			150	μs
	flag at Vcc = 13 V	Bulb mode, ch2 and ch3			220	μs

<sup>1.</sup>  $Z_{thj\text{-case}} \times P = \Delta_{TPLIM}$ ,  $Z_{th\text{-case}}$  is the thermal impedance, P is the Power.

Table 64. Open-load detection (7V < VCC < 18 V)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Vol	Open-load OFF-state voltage detection threshold	CHx off	Vcc- 1.5	Vcc - 1.0	Vcc - 0.5	V
lpu	Pull-up current generator for open-load at OFF-state detection	Pull-up current generator active, Vout = Vcc - 1.0 V	-1.4	-0.75	-0.4	mA
tDOLOFF	Delay time after turn off to allow open-load OFF-state detection		0.25	0.75	1.25	ms



<sup>2.</sup> Parameter guaranteed by design and characterization; not subject to production test.

### 7.4.1 BULB mode

Table 65. BULB - power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		Іоит = 3 A; Т <sub>j</sub> = 25 °С	_	35		mΩ
RON_ch0,1	ON_ch0,1 ON-state resistance	Іоит = 3 A; Т <sub>j</sub> = 150 °С	_		70	mΩ
		Іоит = 3 A; Vcc = 4 V; Тj = 25 °С	_		52.5	mΩ
		Іоит = 6 A; Т <sub>j</sub> = 25 °С	_	9		mΩ
RON_ch2,3	Ron_ch2,3 ON-state resistance	Іоит = 6 A; Т <sub>j</sub> = 150 °С	_		18	mΩ
		Іоит = 6 A; Vcc = 4 V; Тj = 25 °С	_		13.5	mΩ

Table 66. BULB - switching (VCC = 13 V; Normal switch mode)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t (1)	Turn-on delay time Cho,1	From 50% CSN to 20% Vout, RL = 4.3 $\Omega$	25	70	115	μs
t <sub>don</sub> <sup>(1)</sup>	Turn-on delay time Ch <sub>2,3</sub>	From 50% CSN to 20% Vout, RL = 2.2 $\Omega$	50	100	150	μs
t <sub>doff</sub> (1)	Turn-off delay time Ch <sub>0,1</sub>	From 50% CSN to 80% Vout, RL = 4.3 $\Omega$	30	45	60	μs
doff` ′	Turn-off delay time Ch <sub>2,3</sub>	From 50% CSN to 80% Vout, RL = 2.2 $\Omega$	40	60	80	μs
+ (1)	Turn-off turn-on time Cho,1	From 50% CSN to 50% Vout, RL = 4.3 $\Omega$	-60		40	μs
t <sub>skew</sub> <sup>(1)</sup>	Turn-off turn-on time Ch <sub>2,3</sub>	From 50% CSN to 50% Vout, RL = 2.2 $\Omega$	-85		15	μs
	Turn-on voltage slope Ch <sub>0,1</sub>	Vouτ = $2.6$ V to $10.4$ V; RL = $4.3$ Ω	0.05	0.3	0.7	V/µs
(dV <sub>out</sub> /dt) <sub>on</sub> <sup>(1)</sup>	Turn-on voltage slope Ch <sub>2,3</sub>	Vout = 2.6 V to 10.4 V; RL = 2.2 $\Omega$ ; normal switch mode	0.05	0.2	0.7	V/µs
(4) (44) (1)	Turn-off voltage slope Ch <sub>0,1</sub>	Vout = 10.4 V to 2.6 V; RL = 4.3 $\Omega$ ; normal switch mode	0.05	0.3	0.7	V/µs
(dV <sub>out</sub> /dt) <sub>off</sub> <sup>(1)</sup>	Turn-off voltage slope Ch <sub>2,3</sub>	from Vout = 10.4 V to 2.6 V; RL = 2.2 $\Omega$ ; normal switch mode	0.05	0.2	0.7	V/µs
\A/	Switching losses energy at turn-on Ch0,1	R <sub>L</sub> = 4.3 Ω		0.3	1 <sup>(2)</sup>	
W <sub>ON</sub>	Switching losses energy at turn-on Ch <sub>2,3</sub>	RL = 2.2 Ω		0.9	2 <sup>(2)</sup>	
)A/	Switching losses energy at turn-off Ch <sub>0,1</sub>	RL = 4.3 Ω		0.3	1 <sup>(2)</sup>	
W <sub>OFF</sub>	Switching losses energy at turn-off Ch <sub>2,3</sub>	R <sub>L</sub> = 2.2 Ω		0.9	2 <sup>(2)</sup>	

<sup>1.</sup> See Figure 26: Switching characteristics.

<sup>2.</sup> Parameter guaranteed by design and characterization; not subject to production test.



DS12442 Rev 3 69/95

Table 67. BULB - switching (VCC = 13 V; Fast switch mode)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>don</sub> (1)	Turn-on delay time Ch <sub>0,1</sub>	From 50% CSN to 20% Vout, RL = $4.3~\Omega$	25	70	115	μs
GOIT	Turn-on delay time Ch <sub>2,3</sub>	From 50% CSN to 20%	50	100	150	μs
t <sub>doff</sub> (1)	Turn-off delay time Ch <sub>0,1</sub>	From 50% CSN to 80% Vout, RL = $4.3 \Omega$	20	30	40	μs
	Turn-off delay time Ch <sub>2,3</sub>	From 50% CSN to 80%	30	45	60	μs
t <sub>skew</sub> (1)	Turn-off turn-on time Ch <sub>0,1</sub>	From 50% CSN to 50% Vout, RL = $4.3~\Omega$	-75		25	μs
SKCW	Turn-off turn-on time Ch <sub>2,3</sub>	From 50% CSN to 50%	-110		-10	μs
$(dV_{out}/dt)_{on}^{(1)}$	Turn-on voltage slope Ch <sub>0,1</sub>	$V_{OUT}$ = 2.6 V to 10.4 V; $R_L$ = 4.3 $Ω$	0.05	0.4	0.9	V/µs
7511	Turn-on voltage slope Ch <sub>2,3</sub>	Vout = 2.6 V to 10.4 V;	0.05	0.3	0.7	V/µs
(dV <sub>out</sub> /dt) <sub>off</sub> <sup>(1)</sup>	Turn-off voltage slope Ch <sub>0,1</sub>	$V_{OUT}$ = 10.4 V to 2.6 V; $R_L$ = 4.3 $Ω$	0.05	0.4	0.9	V/µs
, see 7011	Turn-off voltage slope Ch <sub>2,3</sub>	from Vout = 10.4 V to	0.05	0.35	0.7	V/µs
Won	Switching losses energy at turn-on Ch <sub>0,1</sub>	RL = 4.3 Ω		0.2	1 <sup>(2)</sup>	mJ
	Switching losses energy at turn-on Ch <sub>2,3</sub>	R <sub>L</sub> = 2.2 Ω		0.8	2 <sup>(2)</sup>	mJ
Woff	Switching losses energy at turn-off Ch <sub>0,1</sub>	RL = 4.3 Ω		0.2	1 <sup>(2)</sup>	mJ
	Switching losses energy at turn-off Ch <sub>2,3</sub>	R <sub>L</sub> = 2.2 Ω		0.6	2 <sup>(2)</sup>	mJ

<sup>1.</sup> See Figure 26: Switching characteristics.

Table 68. BULB - protection and diagnostic

		•				
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
المرابعة الم	Short circuit current at Vcc= 13 V	Vcc = 13 V, V <sub>DD</sub> = 0 V, V <sub>IN0,1</sub> = 5 V	25	35	50	Α
IlimH_ch0,1	Short circuit current at 5 V< Vcc < 18 V <sup>(1)</sup>	Vin0,1 = 5 V			50	Α
limL_ch0,1	Short circuit current during thermal cycling	V <sub>CC</sub> = 13 V, V <sub>DD</sub> = 0 V, V <sub>IN0,1</sub> = 5 V, T <sub>R</sub> < T <sub>j</sub> < T <sub>TSD</sub>		11.5		Α



<sup>2.</sup> Parameter guaranteed by design and characterization; not subject to production test.

Table 68. BULB - protection and diagnostic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
li u co	Short circuit current at Vcc= 13 V	V <sub>CC</sub> = 13 V, V <sub>DD</sub> = 0 V, V <sub>IN2,3</sub> = 5 V	55	80	110	А
IlimH_ch2,3	Short circuit current at 5 V < Vcc < 18 V <sup>(1)</sup>	Vin2,3 = 5 V			110	А
I <sub>limL_ch2,3</sub>	Short circuit current during thermal cycling	Vcc = 13 V, V <sub>DD</sub> = 0 V, V <sub>IN2,3</sub> = 5 V, T <sub>R</sub> < T <sub>J</sub> < T <sub>TSD</sub>		26.5		А
VDEMAG	Turn-off output voltage clamp; 25 °C < T <sub>j</sub> < 150 °C	I <sub>OUT</sub> = 2 A; V <sub>IN0,1,2,3</sub> = 0 V; L = 6 mH	Vcc-40	Vcc-44	Vcc-48	V

<sup>1.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

Table 69. BULB - CurrentSense (7 V < VCC < 18 V, channel 0,1; Tj = -40 °C to 150 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
<b>K</b> 1	Iout/Isense	IOUT = 0.4 A; VSENSE = 0.5 V	-30%	3700	30%	
dK <sub>1</sub> /K <sup>(1)</sup> (2)	CurrentSense ratio drift	I <sub>OUT</sub> = 0.4 A; V <sub>SENSE</sub> = 0.5 V	-20		20	%
K <sub>2</sub>	Iout/Isense	I <sub>OUT</sub> = 2 A; V <sub>SENSE</sub> = 4 V	-15%	3700	15%	
dK <sub>2</sub> /K <sup>(1)</sup> (2)	CurrentSense ratio drift	IOUT = 2 A; VSENSE = 4 V	-10		10	%
<b>K</b> 3	Iout/Isense	IOUT = 6 A; VSENSE = 4 V	-10%	3700	10%	
dK <sub>3</sub> /K <sup>(1)</sup> (2)	CurrentSense ratio drift	IOUT = 6 A; VSENSE = 4 V	-8		8	%
	Analog sense current	CurrentSense disabled; Vsense = 0 V; Ioutx = 0 A All channels are OFF	0		1	μА
Isenseo		Current Sense Enabled; VSENSE = 0 V; IOUTX = 0 A; Vinx = 5 V; others Channels ON in Bulb Mode at their load nominal current e.g. Ch0: VIN0 = 5 V; VIN1,2,3 = 5 V; IOUT0 = 0 A; IOUT1 = 2 A; IOUT2,3 = 6 A	0		15	μΑ
		CurrentSense disabled; V <sub>INX</sub> = 5 V -1 V < V <sub>SENSE</sub> < 5 V <sup>(2)</sup>	-0.5		0.5	μΑ
tosense1H <sup>(3)</sup>	Delay response time from rising edge of CSN pin (turn-on of the channel)	Normal switch mode; Vsense < 4 V, Rsense = $2 k\Omega$ ; Isense = $90\%$ of Isensemax (see Figure 25: CurrentSense delay characteristics)		150	400	μs



DS12442 Rev 3 71/95

Table 69. BULB - CurrentSense (7 V < VCC < 18 V, channel 0,1; Tj = -40 °C to 150 °C) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tdsense1L <sup>(3)</sup>	Delay response time from rising edge of CSN pin (turn-off of the channel)	Normal switch m)ode; Vsense < 4 V, Rsense = $2 \text{ k}\Omega$ ; Isense = $10 \text{ % of Isensemax}$ (see Figure 25: CurrentSense delay characteristics)		50	250	μs
tosensezh (3)	Delay response time from CurrentSense MUX enable	Bit3 of CSMUXCR register (MUXEN) from 0 to 1; Rsense = $2 \text{ k}\Omega$ ; RL = $4.3 \Omega$		20	40	μs
tosense2L (3)	Delay response time from CurrentSense MUX disable	Bit3 of CSMUXCR register (MUXEN) from 1 to 0; Rsense = $2 \text{ k}\Omega$ ; RL = $4.3 \Omega$		5	20	μs
tD_XtoY	CurrentSense transition delay from ChX to ChY				100	μs
Vsense cl	CurrentSense clamp	Isense = 1 mA	8	9	10	V
V SENSE_CL	voltage	Isense = -1 mA	-10	-9	-8	V
Vsense_sat	CurrentSense saturation voltage	$V_{CC} = 7 \text{ V}; \text{ RSENSE} = 2.7 \text{ k}Ω; \text{ V}_{IN0,1} = 5$ V; $I_{OUT0,1} = 12 \text{ A};$ $I_{J} = -40 ^{\circ}\text{C}$	4.8			V
ISENSE_SAT (2)	CurrentSense saturation current	Vcc = 7 V; Vsense = 4 V; Vino,1 = 5 V; Tj = 150°C	4			mA
IOUT_SAT_B (2)	Output saturation current in BULB mode	V <sub>CC</sub> = 7 V; V <sub>SENSE</sub> = 4 V; V <sub>IN0,1</sub> = 5 V; T <sub>j</sub> = 150°C	15			Α

<sup>1.</sup> All values refer to Vcc = 13 V;  $T_j$  = 25°C, unless otherwise specified.

Table 70. BULB - CurrentSense (7 V < VCC < 18 V, channel 2,3; Tj = -40 °C to 150 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
<b>K</b> 1	lout/Isense	louт = 450 mA; Vsense = 0.5 V	-50%	10600	50%	
dK <sub>1</sub> /K <sup>(1)</sup> (2)	CurrentSense ratio drift	louт = 450 mA; Vsense = 0.5 V	-30		30	%
<b>K</b> <sub>2</sub>	lout/Isense	Іоит = 6 A; Vsense = 4 V	-11%	10600	11%	
dK <sub>2</sub> /K <sub>2</sub> (1) (2)	CurrentSense ratio drift	Іоит = 6 A; Vsense = 4 V	-9		9	%
<b>K</b> <sub>3</sub>	lout/Isense	Іоит = 18 A; Vsense = 4 V	-10%	10600	10%	
dK <sub>3</sub> /K <sub>3</sub> <sup>(1)</sup> (2)	CurrentSense ratio drift	Іоит = 18 A; Vsense = 4 V	-8		8	%

<sup>2.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

<sup>3.</sup> Transition delays are measured up to  $\pm 10\%$  of final conditions.

Table 70. BULB - CurrentSense (7 V < VCC < 18 V, channel 2,3; Tj = -40 °C to 150 °C) (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		CurrentSense disabled; Vsense = 0 V; Ioutx = 0 A; All channels are OFF	0		1	μΑ
Isenseo	Analog sense current	Current Sense Enabled; VSENSE = 0 V; IOUTX = 0 A; VINX = 5 V; other channels ON in Bulb Mode at their load nominal current e.g. Ch2: VIN2 = 5 V; VIN0,1,3 = 5 V; IOUT2 = 0 A; IOUT0,1 = 2 A; IOUT3 = 6 A	0		15	μА
		CurrentSense disabled; V <sub>INx</sub> = 5 V; - 1 V < V <sub>SENSE</sub> < 5 V <sup>(2)</sup>	-0.5		0.5	μΑ
tdsense1H <sup>(3)</sup>	Delay response time from rising edge of CSN pin (turn-on of the channel)	Normal switch mode; Vsense < 4 V, Rsense = $2 \text{ k}\Omega$ ; Isense = $90 \%$ of Isensemax (see Figure 25: CurrentSense delay characteristics)		250	400	μs
tdsense1L <sup>(3)</sup>	Delay response time from rising edge of CSN pin (turn-off of the channel)	Normal switch mode; Vsense < 4 V, Rsense = 2 kΩ;; Isense = 10 % of Isensemax (see Figure 25: CurrentSense delay characteristics)		50	250	μs
t <sub>DSENSE2</sub> (3)	Delay response time from CurrentSense MUX enable	Bit3 of CSMUXCR register (MUXEN) from 0 to 1; R <sub>SENSE</sub> = 2 $k\Omega$ ; R <sub>L</sub> = 2.2 $\Omega$		20	100	μs
t <sub>DSENSE2L</sub> (3)	Delay response time from CurrentSense MUX disable	Bit3 of CSMUXCR register (MUXEN) from 1 to 0; R <sub>SENSE</sub> = 2 $k\Omega$ ; R <sub>L</sub> = 2.2 $\Omega$		5	20	μs
tD_XtoY	CurrentSense transition delay from ChX to ChY				100	μs
Vsense_cl	CurrentSense clamp	Isense = 1 mA	8	9	10	V
V JLIVJE_CL	voltage	I <sub>SENSE</sub> = -1 mA	-10	-9	-8	V
VSENSE_SAT	CurrentSense saturation voltage	$V_{CC}$ = 7 V; RSENSE = 2.7 kΩ; $V_{IN2,3}$ = 5 V; $I_{OUT2,3}$ = 36 A; $T_{J}$ = -40°C	4.8			٧
Isense_sat <sup>(2)</sup>	CurrentSense saturation current	Vcc = 7 V; Vsense = 4 V; Vin2,3 = 5 V; T <sub>j</sub> = 150°C	4			mA
IOUT_SAT_BULB (2)	Output saturation current in BULB mode	Vcc = 7 V; Vsense = 4 V; Vin2,3 = 5 V; Tj = 150°C	42			Α

<sup>1.</sup> All values refer to VCC = 13 V; Tj =  $25^{\circ}$ C, unless otherwise specified.



DS12442 Rev 3 73/95

<sup>2.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

<sup>3.</sup> Transition delays are measured up to  $\pm 10\%$  of final conditions.

#### 7.4.2 **LED mode (Channel 0, 1)**

7 V <  $V_{CC}$  < 18 V; –40 °C <  $T_j$  < 150 °C, unless otherwise specified.

Table 71. LED - power section

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
		Іоит = 1.3 A; Т <sub>ј</sub> = 25 °С	_	85		mΩ
Ron Cho,1	ON-state resistance	louт = 1.3 A; T <sub>j</sub> = 150 °С	_		170	mΩ
		Іоит = 1.3 A; Vcc = 4 V; Тj = 25 °С	_		127.5	mΩ

Table 72. LED - switching (VCC = 13 V; Normal switch mode)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>don</sub> (1)	Turn-on delay time	From 50% CSN to 20% Vout RL = 13 $\Omega$	20	60	100	μs
t <sub>doff</sub> (1)	Turn-off delay time	From 50% CSN to 80% Vout RL = 13 $\Omega$	25	40	55	μs
t <sub>skew</sub> (1)	Turn-off, turn-on time	From 50% CSN to 50% Vout, RL = 13 $\Omega$	-60		40	μs
(dV <sub>OUT</sub> /dt) <sup>(1)</sup>	Turn-on voltage slope	$V_{OUT}$ = 2.6 V to 10.4 V R <sub>L</sub> = 13 $\Omega$	0.05	0.2	0.7	V/µs
(dVout/dt)off <sup>(1)</sup>	Turn-off voltage slope	From Vout = 10.4 V to 2.6 V RL = 13 $\Omega$	0.05	0.3	0.7	V/µs
Won	Switching losses energy at turn-on	RL = 13 Ω		0.1	1 <sup>(2)</sup>	mJ
Woff	Switching losses energy at turn-off	RL = 13 Ω		0.1	1 <sup>(2)</sup>	mJ

<sup>1.</sup> See Figure 26: Switching characteristics.

Table 73. LED - switching (VCC = 13 V; Fast switch mode)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>don</sub> <sup>(1)</sup>	Turn-on delay time	From 50% CSN to 20% Vout RL = 13 $\Omega$	20	60	100	μs
t <sub>doff</sub> (1)	Turn-off delay time	From 50% CSN to 80% Vouτ RL = 13 Ω	15	25	35	μs
t <sub>skew</sub> (1)	Turn-off, turn-on time	From 50% CSN to 50% Vout RL = 13 $\Omega$	-70		30	μs
(dVout/dt)on (1)	Turn-on voltage slope	$V_{OUT}$ = 2.6 V to 10.4 V R <sub>L</sub> = 13 $\Omega$	0.05	0.6	1	V/µs
(dVout/dt)off <sup>(1)</sup>	Turn-off voltage slope	From $V_{OUT}$ = 10.4 V to 2.6 V $R_L$ = 13 $\Omega$	0.05	0.6	1	V/µs
Won	Switching losses energy at turn-on	R <sub>L</sub> = 13 Ω		0.06	1 <sup>(2)</sup>	mJ
Woff	Switching losses energy at turn-off	R <sub>L</sub> = 13 Ω		0.06	1 <sup>(2)</sup>	mJ

<sup>1.</sup> See Figure 26: Switching characteristics.

74/95 DS12442 Rev 3

<sup>2.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

<sup>2.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

Symbol	Parameter	Test conditions	Min.	Тур.	Max	Unit
IlimH_ch0,1	Short circuit current at Vcc = 13 V	Vcc = 13 V, Vdd = 0 V, Vino,1 = 5 V	7	12	18	Α
	Short circuit current at 5V< Vcc < 18 V <sup>(1)</sup>	Vin0,1 = 5 V			18	Α
limL_ch0,1	Short circuit current during thermal cycling	V <sub>CC</sub> = 13 V, V <sub>DD</sub> = 0 V, V <sub>IN0,1</sub> = 5 V, T <sub>R</sub> < T <sub>J</sub> < T <sub>TSD</sub>		4		Α

<sup>1.</sup> Parameter guaranteed by design and characterization; not subjected to production test.

Table 75. LED - CurrentSense (7 V < VCC < 18 V; Tj = -40 °C to 150 °C)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
K <sub>0</sub>	lout/Isense	IOUT = 10 mA; Vsense= 0.5 V =0.5V 0.5 V	-60%	1400	60%	
dKo/Ko <sup>(1)</sup> (2)	CurrentSense ratio drift	louт = 10 mA; Vsense = 0.5 V	-50		50	%
<b>K</b> 1	IOUT/ISENSE	IOUT = 50 mA; VSENSE = 0.5 V	-50%	1400	50%	
dK <sub>1</sub> /K <sup>(1)</sup> (2)	CurrentSense ratio drift	louт = 50 mA; Vsense = 0.5 V	-30		30	%
K <sub>2</sub>	lout/Isense	I <sub>OUT</sub> = 0.3 A V <sub>SENSE</sub> = 4 V	-20%	1400	20%	
dK <sub>2</sub> /K <sub>2</sub> <sup>(1)</sup> (2)	CurrentSense ratio drift	IOUT = 0.3 A; VSENSE = 4 V	-13		13	%
		Current Sense disabled; V <sub>SENSE</sub> = 0 V; I <sub>OUTx</sub> = 0 A; All channels are OFF	0		1	μΑ
ISENSE0	Analog sense current	Current Sense Enabled; VSENSE = 0 V; IOUTX = 0 A; VINX = 5 V; other channels ON in Bulb Mode at their load nominal current e.g. Ch0: VIN0 = 5 V; VIN1,2,3 = 5 V; IOUT0 = 0 A; IOUT1 = 2 A; IOUT2,3 = 6 A	0		10	μА
		CurrentSense disabled; V <sub>INx</sub> = 5 V <sup>(2)</sup> ; -1 V < V <sub>SENSE</sub> < 5 V <sup>(2)</sup>	-0.5		0.5	μΑ
tosense <sub>1H</sub> (3)	Delay response time from rising edge of CSN pin (turn-on of the channel)	Vsense < 4 V, Rsense = 2 kΩ; Isense = 90 % of Isensemax (see Figure 25: CurrentSense delay characteristics)		150	250	μs
tosense1L (3)	Delay response time from rising edge of CSN pin (turn-off of the channel)	Vsense < 4 V, Rsense = 2 kΩ; Isense = 10 % of Isensemax (see Figure 25: CurrentSense delay characteristics)		50	120	μs



DS12442 Rev 3 75/95

Table 75. LED - CurrentSense (7 V < VCC < 18 V; Tj = -40 °C to 150 °C) (continued)

Symbol Parameter Test conditions Min. Typ. Max.

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
tdsense2h <sup>(3)</sup>	Delay response time from CurrentSense MUX enable	Bit3 of CSMUXCR register (MUXEN) from 0 to 1; RSENSE = $2 \text{ k}\Omega$ ; RL = $13 \Omega$		20	100	μs
t <sub>DSENSE2L</sub> (3)	Delay response time from CurrentSense MUX disable	Bit3 of CSMUXCR register (MUXEN) from 1 to 0; RSENSE = $2 \text{ k}\Omega$ ; RL = $13 \Omega$		5	20	μs
t <sub>D_XtoY</sub>	CurrentSense transition delay from ChX to ChY				100	μs
Vsense cl	CurrentSense clamp	Isense = 1 mA	8	9	10	V
V SENSE_CL	voltage	Isense = -1 mA	-10	-9	-8	V
Vsense_sat	CurrentSense saturation voltage	$V_{CC} = 7 \text{ V}; \text{ Rsense} = 2.7 \text{ k}\Omega; \\ V_{IN0,1} = 5 \text{ V}; \text{ Iouto,1} = 4 \text{ A}; \text{ T}_{j} = -40^{\circ}\text{C}$	4.8			V
Isense_sat <sup>(2)</sup>	CurrentSense saturation current	Vcc = 7 V; Vsense = 4 V; V <sub>IN0,1</sub> = 5 V; T <sub>j</sub> = 150°C	4			mA
IOUT_SAT_LED <sup>(2)</sup>	Output saturation current in LED mode	V <sub>CC</sub> = 7 V; V <sub>SENSE</sub> = 4 V; V <sub>IN0,1</sub> = 5 V; T <sub>j</sub> = 150°C	6			Α

- 1. All values refer to VCC = 13 V; Tj = 25°C, unless otherwise specified.
- 2. Parameter guaranteed by design and characterization; not subjected to production test.
- 3. Transition delays are measured up to  $\pm 10\%$  of final conditions.

Turn-ON phase (SOCR Register)

CSN

IOUTX

ISENSE

Overshoot

Idsense it dsense it dse




Figure 26. Switching characteristics



DS12442 Rev 3 77/95

ISO Pulse VNQ7004SY

#### 8 ISO Pulse

The immunity of the device against transient electrical emissions, conducted along the supply lines and injected into the Vcc pin, is tested in accordance with ISO7637-2:2011(E) and ISO 16750-2:2010.

The related function performances status classification is shown in the *Table 76: ISO 7637-2 - electrical transient conduction along supply line.* 

Test pulses are applied directly to DUT (Device Under Test) both in ON and OFF-state and in accordance to ISO 7637-2:2011(E), chapter 4. The DUT is intended as the present device only, with external components as shown in *Figure 27: M0-7 SPI Standard connection SPI only* and *Figure 28: M0-7 SPI standard, full connection*.

"Status II" is defined in ISO 7637-1 Function Performed Status Classification (FPSC) as follows: "The function does not perform as designed during the test but returns automatically to normal operation after the test".

Test Pulse	Test pulse severity level with Status II functional performance status		Minimum number of	Burst cycle / pulse repetition time		Pulse duration and pulse	
2011(E)	Level	US <sup>(1)</sup>	pulses or test time	repetiti	on time	generator internal Impedance	
1 <sup>(2)</sup>	III	-112 V	500 pulses	0.5 s	5 s	2 ms, 10 Ω	
2a <sup>(3)</sup>	IV	+112 V	500 pulses	0.2 s	5 s	50 μs, 2 Ω	
3a <sup>(2)</sup>	IV	-220 V	1 h	90 ms	100 ms	0.1 μs, 50 Ω	
3b	IV	+150 V	1 h	90 ms	100 ms	0.1 μs, 50 Ω	
4 <sup>(4)</sup>	IV	-7 V	1 pulse			100 ms, 0.01 Ω	
Load dump according to ISO 16750-2:2010							
Test B <sup>(3)</sup>		40 V	5 pulse	1 min		400 ms, 2 Ω	

<sup>1.</sup> Us is the peak amplitude as defined for each test pulse in ISO 7637-2:2011(E), Chapter 5.6.

<sup>2.</sup> Device goes in reset state and must be reinitialized.

<sup>3.</sup> With 38V external suppressor referred to ground (-40  $^{\circ}$ C < T<sub>i</sub> < 150  $^{\circ}$ C).

<sup>4.</sup> Test pulse in ISO 7637-2:2004(E).

## 9 Application schematics




Figure 27. M0-7 SPI Standard connection SPI only

**Table 77. Component values** 

Reference	Value	comment
RVDD	330 Ω	Device logic protection
CVREG	100 nF	Optional for EMI reduction- Low ESR, mount close to IC
CVcc	100 nF	Battery voltage spikes filtering mounted close to IC
RCSN	2.7 kΩ	Microcontroller protection during overvoltage and reverse polarity
RCLK	2.7 kΩ	Microcontroller protection during overvoltage and reverse polarity
RSDI	2.7 kΩ	Microcontroller protection during overvoltage and reverse polarity
RSDO	220 Ω	Microcontroller protection during overvoltage and reverse polarity
D1	Schottky (i.e. BAT54-Y)	Microcontroller protection during overvoltage and reverse polarity
RPROT	15Κ Ω	Microcontroller protection during: overvoltage, reverse polarity and loss of GND
RSENSE	1Κ Ω	Sensing resistor




DS12442 Rev 3 79/95

Table 77. Component values (continued)

Reference Value		comment
Csense 470 pF		Microcontroller ADC spikes filter
D2	Suppressor 20 V	Negative transient protection.
D3	Suppressor 36 V	Overvoltage protection.
DGND	BAS21 for V <sub>DD</sub> = 5V Schottky (i.e., BAT54-Y) for V <sub>DD</sub> = 3.3V	Reverse polarity protection. Usage of schottky or standard diode dependent on VDD

Figure 28. M0-7 SPI standard, full connection






## 10 Package and PCB thermal data

#### 10.1 PowerSSO-36 thermal data

Figure 29. PowerSSO-36 PC board






DS12442 Rev 3

Table 78. PCB properties

Dimension	Value
Board finish thickness	1.6 mm +/- 10%
Board dimension	129 mm x 60 mm
Board Material	FR4
Copper thickness (top and bottom layers)	0.070 mm
Copper thickness (inner layers)	0.035 mm
Thermal vias separation	1.2 mm
Thermal via diameter	0.3 mm +/- 0.08 mm
Copper thickness on vias	0.025 mm
Footprint dimension (top layer)	4.1 mm x 6.5 mm
Heatsink copper area dimension (bottom layer)	Footprint, 2 cm <sub>2</sub> or 8 cm <sub>2</sub>

Figure 30. Rthj-amb vs PCB copper area in open box free air conditions







Figure 31. PowerSSO-36 thermal impedance junction ambient single pulse






DS12442 Rev 3 83/95

#### **Equation 1**

 $Z_{TH\delta} = R_{TH} \cdot \delta + Z_{THtp} (1 - \delta)$ 

where  $\delta = t_P/T$ 

Figure 32. Thermal fitting model for PowerSSO-36



Note:

The fitting model is a simplified thermal tool and is valid for transient evolutions where the embedded protections (power limitation or thermal cycling during thermal shutdown) are not triggered.

Table 79. Thermal parameters

	100.0	or mormal part		
Area/island (cm2)	FP	2	8	4L
R1 = R7 (°C/W)	0.9			
R2 = R8 (°C/W)	2.5			
R3 (°C/W)	3.4	3.4	3.4	2.6
R4 (°C/W)	6	6	6	3
R5 (°C/W)	18	14	10	2
R6 (°C/W)	30	26	15	7
R7 (°C/W)	0.9			
R8 (°C/W)	2.5			
R9 (°C/W)	0.7			
R10 (°C/W)	1.6			

Table 79. Thermal parameters (continued)

Area/island (cm2)	FP	2	8	4L
R11 (°C/W)	0.7			
R12 (°C/W)	1.6			
C1 (W·s/°C)	0.0007			
C2 (W·s/°C)	0.004			
C3 (W·s/°C)	0.1			
C4 (W·s/°C)	0.5	0.8	0.8	1
C5 (W·s/°C)	1	2	3	10
C6 (W·s/°C)	3	5	9	18
C7 (W·s/°C)	0.0007			
C8 (W·s/°C)	0.004			
C9 (W·s/°C)	0.0009			
C10 (W·s/°C)	0.008			
C11 (W·s/°C)	0.0009			
C12 (W·s/°C)	0.008			




DS12442 Rev 3 85/95

## 11 Maximum demagnetization energy (VCC = 16 V)

100
10
10
10
VNQ7004SY - Single Pulse
Repetitive pulse Tjstart=100°C
Repetitive pulse Tjstart=125°C
0.1
0.1
1 L (mH)
10
100
1000

Figure 33. Maximum turn off current versus inductance - Channel 0,1





Note:

Values are generated with RL =  $0 \Omega$ .

In case of repetitive pulses,  $T_{jstart}$  (at the beginning of each demagnetization) of every pulse must not exceed the temperature specified above for curves A and B.

**577** 


86/95

# 12 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**.

ECOPACK® is an ST trademark.

### 12.1 PowerSSO-36 package information



57

DS12442 Rev 3 87/95

Table 80. PowerSSO-36 mechanical data

	Dimensions		
Ref.	Millimeters		
	Min.	Тур.	Max.
Θ	0°		8°
Θ1	5°		10°
Θ2	0°		
Α	2.15		2.45
A1	0.00		0.10
A2	2.15		2.35
b	0.18		0.32
b1	0.13	0.25	0.30
С	0.23		0.32
c1	0.20	0.20	0.30
D		10.30 BSC	
D1	6.90		7.50
D2		3.65	
D3		4.30	
е	0.50 BSC		
E		10.30 BSC	
E1		7.50 BSC	
E2	4.30		5.20
E3		2.30	
E4		2.90	
G1		1.20	
G2		1.00	
G3		0.80	
h	0.30		0.40
L	0.55	0.70	0.85
L1		1.40 REF	
L2	0.25 BSC		
N	36		
R	0.30		
R1	0.20		
S	0.25		
	Tolerance of fo	rm and position	
aaa		0.20	
bbb		0.20	
CCC	0.10		
ddd	0.20		

Table 80. PowerSSO-36 mechanical data (continued)

	Dimensions Millimeters		
Ref.			
	Min.	Тур.	Max.
eee	0.10		
fff	0.20		
999	0.15		

# 12.2 PowerSSO-36 packing information

Figure 36. PowerSSO-36 reel 13"




Table 81. Reel dimensions

Description	Value <sup>(1)</sup>
Base quantity	1000
Bulk quantity	1000
A (max)	330
B (min)	1.5
C (± 0.2)	13
F	20.2
G (+2 / -0)	24.4
N (min)	100
T (max)	30.4

<sup>1.</sup> All dimensions are in mm.

Figure 37. PowerSSO-36 carrier tape




Table 82. PowerSSO-36 carrier tape dimensions

Description	Value <sup>(1)</sup>
A <sub>0</sub>	10.90 ± 0.10
Bo	10.80 ± 0.10
K <sub>0</sub>	2.75 ± 0.10
K <sub>1</sub>	2.45 ± 0.10
D <sub>0</sub>	1.50 (+0.10 / -0)
D <sub>1</sub>	1.60 ± 0.10



Table 82. PowerSSO-36 carrier tape dimensions (continued)

Description	Value <sup>(1)</sup>
P <sub>0</sub>	4.00 ± 0.10
P <sub>1</sub>	12.00 ± 0.10
P <sub>2</sub>	2.00 ± 0.10
P <sub>10</sub>	40.00 ± 0.20
E	1.75 ± 0.10
F	11.50 ± 0.10
W	24.00 ± 0.30
Т	0.30 ± 0.05

<sup>1.</sup> All dimensions are in mm

Package information VNQ7004SY




Figure 38. PowerSSO-36 schematic drawing of leader and trailer tape

### 12.3 PowerSSO-36 marking information




Figure 39. PowerSSO-36 marking information

Note:

Engineering Samples: Parts marked as "&" are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity. Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

92/95 DS12442 Rev 3

VNQ7004SY Order codes

## 13 Order codes

Table 83. Device summary

Package	Order codes	
	Tube	Tape and reel
PowerSSO-36	VNQ7004SY	VNQ7004SYTR

Revision history VNQ7004SY

# 14 Revision history

**Table 84. Document revision history** 

Date	Revision	Description of changes
23-Jan-2018	1	Initial release.
04-Apr-2018	2	In Table 67: BULB - switching (VCC = 13 V; Fast switch mode):  — updated parameter description of "t <sub>skew</sub> " symbol from "Turn-off turn-on time" in "Turn-off turn-on time Ch <sub>2,3</sub> "  — updated parameter description of "(dV <sub>OUT</sub> /dt)on" symbol from "Turn-on voltage slope" in "Turn-on voltage slope Ch <sub>2,3</sub> "  — updated parameter description of "(dV <sub>OUT</sub> /dt)off" symbol from "Turn-off voltage slope" in "Turn-off voltage slope Ch <sub>2,3</sub> "  — updated parameter description of "W <sub>ON</sub> " symbol from "Switching losses energy" in "Switching losses energy at turn-on Ch <sub>2,3</sub> "  — updated parameter description of "W <sub>OFF</sub> " symbol from "Switching losses energy" in "Switching losses energy at turn-off Ch <sub>2,3</sub> "  Updated title of Table 72: LED - switching (VCC = 13 V; Normal switch mode)
19-Dec-2018	3	Add value 0C0 in Table 12: Command byte.  Updated value I <sub>SENSE</sub> in Table 52: Absolute maximum ratings.  Add tablefootnote in Table 58: Dynamic characteristics - Mode 1.  Add tablefootnote in Table 59: Dynamic characteristics - Mode 2.  Updated Table 63: Protection.  Changed typ value in Table 70: BULB - CurrentSense (7 V < VCC < 18 V, channel 2,3; Tj = -40 °C to 150 °C) as regards symbols K1, K2 and K3.

#### IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2018 STMicroelectronics - All rights reserved



DS12442 Rev 3 95/95

### **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below:

TCK111G,LF(S FPF1018 DS1222 TCK2065G,LF SZNCP3712ASNT3G MIC2033-05BYMT-T5 MIC2033-12AYMT-T5 MIC2033-05BYM6-T5 SLG5NT1437VTR SZNCP3712ASNT1G DML1008LDS-7 KTS1670EDA-TR KTS1640QGDV-TR KTS1641QGDV-TR NCV459MNWTBG FPF2260ATMX U6513A U6119S MIC2012YM-TR MAX14919ATP+ MC33882PEP TPS2021IDRQ1

TPS2104DBVR MIC2098-1YMT-TR MIC94062YMT TR MP6231DN-LF MIC2075-2YM MIC2095-2YMT-TR MIC94068YML-TR SIP32461DB-T2-GE1 NCP335FCT2G TCK105G,LF(S AP2151DSG-13 MIC94094YC6-TR MIC94064YC6-TR MIC2505-1YM MIC94305YMT-TR MIC94081YFT-TR MIC94042YFL-TR MIC94041YFL-TR MIC2005-1.2YM6-TR TPS2032QDRQ1 SIP32510DT-T1-GE3 NCP333FCT2G NCP331SNT1G TPS2092DR TPS2063DR TPS2042P MIC2008YML-TR MIC2040-1YMM