

# STTS3000

# 2.3 V memory module temperature sensor



### Datasheet - production data

- Does not initiate clock stretching
- Supports SMBus timeout 25 ms 35 ms
- Spike suppression filters on the two-wire bus inputs
- Voltage hysteresis per I<sup>2</sup>C specs on the twowire bus inputs
- 2 mm x 3 mm TDFN8, height: 0.80 mm (max)
   Compliant to JEDEC MO-229, WCED-3
- RoHS compliant, halogen-free

## Features

- STTS3000 is a 2.3 V memory module temperature sensor forward compatible with JEDEC standard TS3000 and backward compatible with STTS424
- Operating temperature range:
   40 °C to +125 °C
- Single supply voltage: 2.3 V to 3.6 V
- Temperature sensor resolution: programmable (9-12 bits)
   0.25 °C (typ)/LSB - (10-bit) default
  - Temperature sensor accuracy (max):
    - ± 1 °C from +75 °C to +95 °C
    - ± 2 °C from +40 °C to +125 °C
    - ± 3 °C from –40 °C to +125 °C
- ADC conversion time: 125 ms (max) at default resolution (10-bit)
- Typical operating supply current: 160 µA
- Temperature hysteresis selectable set points from: 0, 1.5, 3, 6.0 °C
- Two-wire SMBus/I<sup>2</sup>C compatible serial interface
- Supports up to 400 kHz transfer rate

This is information on a product in full production.

# Contents

1	Desci	ription
2	Serial	I communications
	2.1	Device type identifier (DTI) code
	2.2	Pin descriptions
		2.2.1 A0, A1, A2
		2.2.2 V <sub>SS</sub> (ground)
		2.2.3 SDA (open drain)
		2.2.4 <u>SCL</u>
		2.2.5 EVENT (open drain)
		2.2.5         EVENT (open drain)         9           2.2.6         V <sub>DD</sub> (power)         9
0	0	
3	Opera	ation
	3.1	
	3.2	SMBus/I <sup>2</sup> C slave sub-address decoding 12
	3.3	SMBus/I <sup>2</sup> C AC timing consideration
	_	16
4	Temp	erature sensor registers
	4.1	Capability register (read-only) 15
	4.2	Configuration register (read/write) 17
		4.2.1 Event thresholds
	30	4.2.2 Interrupt mode
	0	4.2.3 Comparator mode
ws.		4.2.4 Shutdown mode
)		4.2.5 Event output pin functionality
	4.3	Temperature register (read-only)   22
		4.3.1 Temperature format
	4.4	Alarm temperature trip registers (read/write) 23
		4.4.1 Alarm window trip
		4.4.2 Critical trip
	4.5	Manufacturer ID register (read-only) 26
	4.6	Device ID and device revision ID register (read-only) 26
	4.7	Temperature resolution register (read/write)



	4.8 SMBus timeout
5	Maximum ratings
6	DC and AC parameters 29
7	Package mechanical data 31
8	Part numbering
9	Package marking
10	Revision history
obsol	4.8       SMBus timeout       27         Maximum ratings       28         DC and AC parameters       29         Package mechanical data       31         Part numbering       37         Package marking       38         Revision history       39



# List of tables

Table 1.	Signal names	7
Table 2.	AC characteristics of STTS3000 for SMBus and I <sup>2</sup> C compatibility timings.	. / 13
Table 3.	Temperature sensor registers summary	
Table 4.	Pointer register format	
Table 5.	Pointer register select bits (type, width, and default values).	
Table 5.	Capability register format	
Table 7.	Capability register bits	
Table 8.	Configuration register format	
Table 9.	Configuration register bit definitions	
Table 9.	Hysteresis as applied to temperature movement	
Table 10. Table 11.	Legend for Figure 9: Event output boundary timings	19
Table 11.	Legend for Figure 9. Event output boundary timings	21
Table 12.	Temperature register format	22
Table 13. Table 14.	Temperature register coding examples (for 10 bits)	20
Table 14.	Temperature register bit definitions	23
Table 15. Table 16.	Temperature trip register format      Alarm temperature upper boundary trip	24
Table 10. Table 17.	Alarm temperature lower boundary trip	24
Table 17.	Critical temperature trip	24
Table 18.	Critical temperature trip	20
Table 19.	Device ID and device revision ID register (read-only).	20
Table 20. Table 21.	Temperature resolution register (TRES) (read-only).	
Table 21.	TRES details	
Table 22. Table 23.	Absolute maximum ratings	21
Table 23. Table 24.	Operating and AC measurement conditions	20
Table 24.	DC/AC characteristics	29
Table 25.	TDFN8 – thin dual flat, no-lead (2 mm x 3 mm) mechanical data (DN)	
Table 20. Table 27.	Parameters for landing pattern - TDFN8 package (DN)	
Table 27.	Carrier tape dimensions TDFN8 package	
Table 28.	Reel dimensions for 8 mm carrier tape - TDFN8 package	
Table 30.	Ordering information scheme	
Table 51.		39
Table 31.		



# List of figures

Figure 1. Figure 2. Figure 3. Figure 4. Figure 5. Figure 6. Figure 7. Figure 8. Figure 9. Figure 10. Figure 11. Figure 13.	Logic diagram7TDFN8 connections (top view)8Block diagram8SMBus/I²C write to pointer register11SMBus/I²C write to pointer register, followed by a read data word11SMBus/I²C write to pointer register, followed by a write data word11SMBus/I²C timing diagram12Hysteresis19Event output boundary timings21AC measurement I/O waveform29TDFN8 – thin dual flat, no-lead (2 mm x 3 mm) package outline (DN)32Landing pattern - TDFN8 package35Carrier tape for TDFN8 package35
Figure 14.	Reel schematic
	Logic diagram
obsole	sterr



# 1 Description

The STTS3000 is targeted for DIMM modules in mobile personal computing platforms (laptops), servers and other industrial applications. The thermal sensor (TS) in the STTS3000 is compliant with the JEDEC specification TS3000 which defines memory module thermal sensors requirements for mobile platforms.

The TS provides space as well as cost savings for mobile and server platform dual inline memory modules (DIMM) manufacturers, as it is packaged in the compact 2 mm x 3 mm 8-lead TDFN package with a thinner maximum height of 0.80 mm. The DN package is compliant to JEDEC MO-229, variation WCED-3.

The digital temperature sensor has a programmable 9-12 bit analog-to-digital converter (ADC) which monitors and digitizes the temperature to a resolution of up to 0.0625 °C. The default resolution is 0.25 °C/LSB (10-bit). The typical accuracies over these temperature ranges are:

±2 °C over the full temperature measurement range of -40 °C to 125 °C

±1 °C in the +40 °C to +125 °C active temperature range, and

±0.5 °C in the +75 °C to +95 °C monitor temperature range

The temperature sensor in the STTS3000 is specified for operating at supply voltages from 2.3 V to 3.6 V. Operating at 3.3 V, the typical supply current is 160  $\mu$ A (includes SMBus communication current).

The onboard sigma-delta ADC converts the measured temperature to a digital value that is calibrated in °C. For Fahrenheit applications, a lookup table or conversion routine is required. The STTS3000 is factory-calibrated and requires no external components to measure temperature.

The digital temperature sensor has user-programmable registers that provide the capabilities for DIMM temperature-sensing applications. The open drain event output pin is active when the monitoring temperature exceeds a programmable limit, or it falls above or below an alarm window. The user has the option to set the event output as a critical temperature output. This pin can be configured to operate in either a comparator mode for thermostat operation or in interrupt mode.



10501E

# 2 Serial communications

The STTS3000 has a simple 2-wire SMBus/I<sup>2</sup>C-compatible digital serial interface which allows the user to access the data in the temperature register at any time. It communicates via the serial interface with a master controller which operates at speeds of up to 400 kHz. It also gives the user easy access to all of the STTS3000 registers in order to customize device operation.

## 2.1 Device type identifier (DTI) code

The JEDEC temperature sensor has its own unique I<sup>2</sup>C address which ensures that there are no compatibility or data translation issues. The DTI code is the unique 4-bit address '0011'



1. SDA and  $\overline{\text{EVENT}}$  are open drain.

Table	1.	Signal	names
-------	----	--------	-------

0	Pin	Symbol	Description	Direction
K	1	A0	Serial bus address selection pin. Can be tied to $V_{SS}$ or $V_{DD}.$	Input
	2	A1	Serial bus address selection pin. Can be tied to $V_{SS}$ or $V_{DD}.$	Input
	3	A2	Serial bus address selection pin. Can be tied to $V_{SS}$ or $V_{DD}.$	Input
	4	$V_{SS}$	Supply ground	
	5	SDA <sup>(1)</sup>	Serial data	Input/output
	6	SCL	Serial clock	Input
	7	EVENT <sup>(1)</sup>	Event output pin. Open drain and active-low.	Output
	8	$V_{DD}$	Supply power (2.3 V to 3.6 V)	

1. SDA and  $\overline{\text{EVENT}}$  are open drain.

Note: See Section 2.2: Pin descriptions on page 9 for details.



105C





1. SDA and EVENT are open drain.





DocID017195 Rev 3



#### **Pin descriptions** 2.2

#### 2.2.1 A0, A1, A2

A2, A1, and A0 are selectable address pins for the 3 LSBs of the I<sup>2</sup>C interface address. They can be set to  $V_{DD}$  or GND to provide 8 unique address selections.

#### 2.2.2 V<sub>SS</sub> (ground)

This is the reference for the power supply. It must be connected to system ground.

#### 2.2.3 SDA (open drain)

This is the serial data input/output pin.

#### 2.2.4 SCL

This is the serial clock input pin.

#### **EVENT** (open drain) 2.2.5

This output pin is open drain and active-low.

#### 2.2.6 V<sub>DD</sub> (power)

solete Product(s) obsolete Productls This is the supply voltage pin, and ranges from 2.3 V to 3.6 V.



# 3 Operation

The STTS3000 continuously monitors the ambient temperature and updates the temperature data register. Temperature data is latched internally by the device and may be read by software from the bus host at any time.

The SMBus/I<sup>2</sup>C slave address selection pins allow up to 8 such devices to co-exist on the same bus. This means that up to 8 memory modules can be supported, given that each module has one such slave device address slot.

After initial power-on, the configuration registers are set to the default values. The software can write to the configuration register to set bits per the bit definitions in *Section 3.1: SMBus/I<sup>2</sup>C communications*.

# 3.1 SMBus/I<sup>2</sup>C communications

The registers in this device are selected by the pointer register. At power-up, the pointer register is set to "00", which is the capability register location. The pointer register latches the last location it was set to. Each data register falls into one of three types of user accessibility:

- 1. Read-only
- 2. Write-only, and
- 3. WRITE/READ same address

A WRITE to this device always includes the address byte and the pointer byte. A WRITE to any register other than the pointer register, requires two data bytes.

Reading this device is achieved in one of two ways:

- If the location latched in the pointer register is correct (most of the time it is expected that the pointer register points to one of the read temperature registers because that is the data most frequently read), then the READ can simply consist of an address byte, followed by retrieval of the two data bytes.
- If the pointer register needs to be set, then an address byte, pointer byte, repeat start, and another address byte accomplishes a READ.

The data byte transfers the MSB first. At the end of a READ, this device can accept either an acknowledge (ACK) or no acknowledge (No ACK) status from the master. The No ACK status is typically used as a signal for the slave that the master has read its last byte. This device subsequently takes up to 125 ms to measure the temperature for the default temperature resolution.

Note: STTS3000 does not initiate clock stretching which is an optional I<sup>2</sup>C bus feature.



51







DocID017195 Rev 3

# 3.2 SMBus/I<sup>2</sup>C slave sub-address decoding

The physical address of the temperature sensor is binary 0 0 1 1 A2 A1 A0 RW, where A2, A1, and A0 are the three slave sub-address pins, and the LSB "RW" is the READ/WRITE flag.

# 3.3 SMBus/I<sup>2</sup>C AC timing consideration

In order for this device to be both SMBus- and  $I^2$ C-compatible, it complies to a subset of each specification. The requirements which enable this device to co-exist with devices on either an SMBus or an  $I^2$ C bus include:

- The SMBus minimum clock frequency is required.
- The SMBus timeout is maximum 35 ms.



### Figure 7. SMBus/I<sup>2</sup>C timing diagram

Symbol	Parameter	Min	Max	Units
f <sub>SCL</sub>	SMBUS/I <sup>2</sup> C clock frequency	10	400	kHz
t <sub>HIGH</sub>	Clock high period	600	-	ns
t <sub>LOW</sub> (1)	Clock low period	1300	-	ns
t <sub>R</sub> <sup>(2)</sup>	Clock/data rise time	-	300	ns
t <sub>F</sub> <sup>(2)</sup>	Clock/data fall time	20	300	ns
t <sub>SU:DAT</sub>	Data in setup time	100	-	ns
t <sub>HD:DI</sub>	Data in hold time	0		ns
t <sub>HD:DAT</sub>	Data out hold time	200	900	ns
t <sub>SU:STA</sub> <sup>(3)</sup>	Repeated start condition setup time	600	1.5	ns
t <sub>HD:STA</sub>	Hold time after (repeated) start condition. After this period, the first clock cycle is generated.	600	-	ns
t <sub>su:sтo</sub>	Stop condition setup time	600	-	ns
t <sub>BUF</sub>	Bus free time between stop (P) and start (S) conditions	1300	-	ns
t <sub>timeout</sub>	Bus timeout	25	35	ms

Table 2. AC characteristics of STTS3000 for SMBus and I <sup>2</sup> C compatibility timings
--

1. STTS3000 does not initiate clock stretching which is an  $I^2C$  bus optional feature.

2. Guaranteed by design and characterization, not necessarily tested.

3. For a restart condition, or following a WRITE cycle.



#### **Temperature sensor registers** 4

The temperature sensor component is comprised of various user-programmable registers. These registers are required to write their corresponding addresses to the pointer register. They can be accessed by writing to their respective addresses (see Table 3). Pointer register bits 7 - 4 must always be written to '0' (see Table 4). This must be maintained, as not setting these bits to '0' may keep the device from performing to specifications.

The main registers include:

- Capability register (read-only)
- Configuration register (read/write)
- Temperature register (read-only)
- Productls Alarm temperature trip registers (read/write), including
  - \_ Alarm temperature upper boundary,
  - Alarm temperature lower boundary, and
  - \_ Critical temperature.
- Manufacturer ID register (read-only)
- Device ID and device revision ID register (read-only)
- Temperature resolution register (TRES) (read/write)

See Table 5 on page 15 for pointer register selection bit details.

	Address (hex)	Register name		Power-on default
	Not applicable	Address pointer		Undefined
	00	Capability	B-grade only	0x006F
	01	Configuration		0x0000
	02	Alarm temperature upper boundary trip		0x0000
	03	0x0000		
10	04	Critical temperature trip		0x0000
<u> </u>	05	Temperature		Undefined
$\sim 0^{-5}$	06	Manufacturer's ID		0x104A
	07	Device ID/revision		0x0200
	08	Temperature resolution register		0x01

### Table 3. Temperature sensor registers summary

Registers beyond the specified (00-08) are reserved for STMicroelectronics internal use Note: only, for device test modes in product manufacturing. The registers must NOT be accessed by the user (customer) in the system application or the device may not perform according to specifications.



MSB								
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
0	0	0	0	P3	P2	P1	P0	
				Pointer/register select bits				

Table 4. Pointer register format

 Table 5. Pointer register select bits (type, width, and default values)

P3	P2	P1	P0	Name	Register descriptio	Width (bits)	Ty <u>pe</u> (R/W)	Default state (POR)	
0	0	0	0	CAPA	Capability B-grade only			R	00 6F
0	0	0	1	CONF	Configuration	16	R/W	00 00	
0	0	1	0	UPPER	Alarm temperature upper boundar	16	R/W	00 00	
0	0	1	1	LOWER	Alarm temperature lower boundary	16	R/W	00 00	
0	1	0	0	CRITICAL	Critical temperature trip	16	R/W	00 00	
0	1	0	1	TEMP	Temperature	XO	16	R	Undefined
0	1	1	0	MANU	Manufacturer ID	16	R	10 4A	
0	1	1	1	ID	Device ID/revision	16	R	02 00	
1	0	0	0	TRES	Temperature resolution register		8	R/W	01

# 4.1 Capability register (read-only)

-×0

This 16-bit register is read-only, and provides the TS capabilities which comply with the minimum JEDEC TS3000 specifications (see *Table 6* and *Table 7 on page 16*). The STTS3000 resolution is programmable via writing to pointer 08 register. The power-on default value is 0.25 °C/LSB (10-bit).

Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8				
RFU	RFU	RFU	RFU	RFU	RFU	RFU				
Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
TMOUT	V <sub>HV</sub>	TRES1	TRES0	Wider range	Higher precision	Alarm and critical trips				
POR - 0x006F h										
0	0	0	0	0	0	0				
1	1	0	1	1	1	1				
	RFU Bit6 TMOUT F h	RFU   RFU     Bit6   Bit5     TMOUT   V <sub>HV</sub> F h   0	Bit14Bit13Bit12RFURFURFUBit6Bit5Bit4TMOUTV <sub>HV</sub> TRES1F h00	Bit14     Bit13     Bit12     Bit11       RFU     RFU     RFU     RFU       Bit6     Bit5     Bit4     Bit3       TMOUT     V <sub>HV</sub> TRES1     TRES0       F h     0     0     0     0	RFURFURFURFUBit6Bit5Bit4Bit3Bit2TMOUTV <sub>HV</sub> TRES1TRES0Wider rangeF h0000	Bit14Bit13Bit12Bit11Bit10Bit9RFURFURFURFURFURFUBit6Bit5Bit4Bit3Bit2Bit1TMOUTV <sub>HV</sub> TRES1TRES0Wider rangeHigher precisionF h00000				

 Table 6. Capability register format



Bit	Definition
0	Basic capability - 0 = Alarm and critical trips turned OFF. - 1 = Alarm and critical trips turned ON.
1	<ul> <li>Accuracy</li> <li>0 = Accuracy ±2 °C over the active range and ±3 °C over the monitoring range (C-grade).</li> <li>1 = High accuracy ±1 °C over the active range and ±2 °C over the monitoring range (B-grade) (default)</li> </ul>
2	Range width – 0 = Values lower than 0 °C will be clamped and represented as binary value '0'. – 1 = Temperatures below 0 °C can be read and the Sign bit will be set accordingly.
4:3	Temperature resolution - 00 = 9 bit, 0.5 °C/LSB - 01 = 10 bit, 0.25 °C/LSB - default resolution - 10 = 11 bit, 0.125 °C/LSB - 11 = 12 bit, 0.0625 °C/LSB
5	(V <sub>HV</sub> ) high voltage support for A0 (pin 1) – 1 = STTS3000 supports a voltage up to 10 volts on the A0 pin - (default)
6	<ul> <li>TMOUT - bus timeout support (for temperature sensor only)</li> <li>0 = t<sub>timeout</sub> is supported in the range of 10 to 60 ms</li> <li>1 = Default for STTS3000-SMBus compatible 25 ms - 35 ms</li> </ul>
7	<ul> <li>EVSD - EVENT behavior upon shutdown</li> <li>0 = Default for STTS3000.The EVENT output freezes in its current state when entering shutdown. Upon entering shutdown, the EVENT output remains in the previous state until the next thermal data conversion occurs, or possibly sooner if EVENT is programmed for comparator mode.</li> <li>1 = EVENT output is deasserted (not driven) when entering shutdown and remains deasserted upon exit from shutdown until the next thermal sample is taken or possibly sooner if EVENT is programmed for comparator mode.</li> </ul>

Table	7.	Capability	register	bits





#### 4.2 Configuration register (read/write)

The 16-bit configuration register stores various configuration modes that are used to set up the sensor registers and configure according to application and JEDEC requirements (see Table 8 on page 17 and Table 9 on page 18).

#### 4.2.1 **Event thresholds**

All event thresholds use hysteresis as programmed in register address 0x01 (bits 10 through 9) to be set when they de-assert.

#### 4.2.2 Interrupt mode

The interrupt mode allows an event to occur where software may write a '1' to the clear event bit (bit 5) to de-assert the event Interrupt output until the next trigger condition occurs.

#### 4.2.3 Comparator mode

The comparator mode enables the device to be used as a thermostat. READs and WRITEs on the device registers do not affect the event output in comparator mode. The event signal remains asserted until temperature drops outside the range or is re-programmed to make the current temperature "out of range".

#### 4.2.4 Shutdown mode

The STTS3000 features a shutdown mode which disables all power-consuming activities (e.g. temperature sampling operations), and leaves the serial interface active. This is selected by setting shutdown bit (bit 8) to '1'. In this mode, the devices consume the minimum current (I<sub>SHDN</sub>), as shown in *Table 25 on page 30*.

Bit 8 cannot be set to '1' while bits 6 and 7 (the lock bits) are set to '1'. Note:

> The device may be enabled for continuous operation by clearing bit 8 to '0'. In shutdown mode, all registers may be read or written to. Power recycling also clears this bit and returns the device to continuous mode as well.

	the device	to continuo	us mode as	s well.					
	Table 8. Configuration register format								
cole	Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8	
0,02	RFU	RFU	RFU	RFU	RFU	Hysteresis	Hysteresis	Shutdown mode	
	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0	
	Critical lock bit	Alarm lock bit	Clear event	Event output status	Event output control	Critical event only	Event polarity	Event mode	
	POR = 0x0	000 h							
	0	0	0	0	0	0	0	0	
	0	0	0	0	0	0	0	0	

Table 8. Configuration register format



	Table 9. Configuration register bit definitions
Bit	Definition
0	<ul> <li>Event mode</li> <li>0 = Comparator output mode (this is the default).</li> <li>1 = Interrupt mode; when either of the lock bits (bit6 or bit7) is set, this bit cannot be altered until it is unlocked.</li> </ul>
1	<ul> <li>Event polarity<sup>(1)</sup></li> <li>The event polarity bit controls the active state of the EVENT pin. The EVENT pin is driven to this state when it is asserted.</li> <li>0 = Active-low (this is the default). Requires a pull-up resistor to set the inactive state of the open-drain output. The power to the pull-up resistor should not be greater than V<sub>DD</sub> + 0.2 V. Active state is logical "0".</li> <li>1 = Active-high. The active state of the pin is then logical "1".</li> </ul>
2	<ul> <li>Critical event only</li> <li>0 = Event output on alarm or critical temperature event (this is the default).</li> <li>1 = Event only if the temperature is above the value in the critical temperature register (T<sub>A</sub> &gt; T<sub>CRIT</sub>); when the alarm window lock bit (bit6) is set, this bit cannot be altered until it is unlocked.</li> </ul>
3	<ul> <li>Event output control</li> <li>0 = Event output disabled (this is the default).</li> <li>1 = Event output enabled; when either of the lock bits (bit6 or bit7) is set, this bit cannot be altered until it is unlocked.</li> </ul>
4	Event status (read-only) <sup>(2)</sup> – 0 = Event output condition is not being asserted by this device. – 1 = Event output condition is being asserted by this device via the alarm window or critical trip event.
5	Clear event (write-only) <sup>(3)</sup> - 0 = No effect. - 1 = Clears the active event in interrupt mode. The pin is released and does not assert until a new interrupt condition occurs.
6	<ul> <li>Alarm window lock bit</li> <li>0 = Alarm trips are not locked and can be altered (this is the default).</li> <li>1 = Alarm trip register settings cannot be altered. This bit is initially cleared. When set, this bit returns a logic '1' and remains locked until cleared by an internal power-on reset. These bits can be written to with a single WRITE, and do not require double WRITEs.</li> </ul>
7	<ul> <li>Critical trip lock bit</li> <li>0 = Critical trip is not locked and can be altered (this is the default).</li> <li>1 = Critical trip register settings cannot be altered. This bit is initially cleared. When set, this bit returns a logic '1' and remains locked until cleared by an internal power-on reset. These bits can be written to with a single WRITE, and do not require double WRITEs.</li> </ul>
8	<ul> <li>Shutdown mode</li> <li>0 = TS is enabled, continuous conversion (this is the default).</li> <li>1 = Shutdown TS when the shutdown, device, and A/D converter are disabled in order to save power. No event conditions are asserted; when either of the lock bits (bit6 or bit7) is set, then this bit cannot be altered until it is unlocked. It can be cleared at any time.</li> </ul>

## Table 9. Configuration register bit definitions



	Table 9. Configuration register bit definitions (continued)								
Bit	Definition								
10:9	Hysteresis enable (see <i>Figure 8</i> and <i>Table 10</i> ) - 00 = Hysteresis is disabled (default) - 01 = Hysteresis is enabled at 1.5 °C - 10 = Hysteresis is enabled at 3 °C - 11 = Hysteresis is enabled at 6 °C Hysteresis applies to all limits when the temperature is dropping below the threshold so that once the temperature is above a given threshold, it must drop below the threshold minus the hysteresis in order to be flagged as an interrupt event. Note that hysteresis is also applied to the EVENT pin functionality. When either of the lock bits is set, these bits cannot be altered.								
15:11	Reserved for future use. These bits always read '0' and writing to them has no effect. For future compatibility, all RFU bits must be programmed as '0'.								

Table 9. Configuration register bit definitions (continued)

1. As this device is used in DIMM (memory modules) applications, it is strongly recommended that only the active-low polarity (default) is used. This provides full compatibility with the STTS424. This is the recommended configuration for the STTS3000.

<sup>3.</sup> Writing to this register has no effect on overall device functioning in comparator mode. When read, this bit always returns a logic '0' result.



- 1.  $T_H$  = Value stored in the alarm temperature upper boundary trip register
- 2.  $T_L$  = Value stored in the alarm temperature lower boundary trip register
- 3. HYS = Absolute value of selected hysteresis

### Table 10. Hysteresis as applied to temperature movement

	Below alarm	n window bit	Above alarm window bit			
	Temperature slope	Temperature threshold	Temperature slope	Temperature threshold		
Sets	Falling	T <sub>L</sub> - HYS	Rising	Т <sub>Н</sub>		
Clears	Rising	TL	Falling	T <sub>H</sub> - HYS		



<sup>2.</sup> The actual incident causing the event can be determined from the read temperature register. Interrupt events can be cleared by writing to the clear event bit (writing to this bit has no effect on overall device functioning).

### 4.2.5 Event output pin functionality

The STTS3000  $\overline{\text{EVENT}}$  pin is an open drain output that requires a pull-up to V<sub>DD</sub> on the system motherboard or integrated into the master controller.  $\overline{\text{EVENT}}$  has three operating modes, depending on configuration settings and any current out-of-limit conditions. These modes are interrupt, comparator or critical.

In interrupt mode the **EVENT** pin remains asserted until it is released by writing a '1' to the "Clear Event" bit in the status register. The value to write is independent of the EVENT polarity bit.

In comparator mode the EVENT pin clears itself when the error condition that caused the pin to be asserted is removed.

In critical mode the EVENT pin is asserted only if the measured temperature exceeds the critical limit. Once the pin has been asserted, it remains asserted until the temperature drops below the critical limit minus hysteresis. *Figure 9 on page 21* illustrates the operation of the different modes over time and temperature.

When the hysteresis bits (bits 10 and 9) are enabled, hysteresis may be used to sense temperature movement around trigger points. For example, when using the "above alarm window" bit (temperature register bit 14, see *Table 12 on page 22*) and hysteresis is set to 3 °C, as the temperature rises, bit 14 is set (bit 14 = 1). The temperature is above the alarm window and the temperature register contains a value that is greater than the value set in the alarm temperature upper boundary register (see *Table 16 on page 24*).

If the temperature decreases, bit 14 remains set until the measured temperature is less than or equal to the value in the alarm temperature upper boundary register minus 3 °C (see *Figure 8 on page 19* and *Table 10 on page 19* for details.

Similarly, when using the "below alarm window" bit (temperature register bit 13, see *Table 12 on page 22*) is set to '0'. The temperature is equal to or greater than the value set in the alarm temperature lower boundary register (see *Table 17 on page 24*). As the temperature decreases, bit 13 is set to '1' when the value in the temperature register is less than the value in the alarm temperature lower boundary register minus 3 °C (see *Figure 8 on page 19* and *Table 10 on page 19* for details.

The device retains the previous state when entering the shutdown mode. If the device enters the shutdown mode while the EVENT pin is low, the shutdown current increases due to the additional event output pull-down current.

10501





Figure 9. Event output boundary timings

	Note	Event output boundary conditions	Eve	T <sub>A</sub> bits				
	NOLE	Event output boundary conditions	Comparator	Interrupt	Critical	15	14	13
	1	$T_A \ge T_{LOWER}$	Н	L	Н	0	0	0
	2	T <sub>A</sub> < T <sub>LOWER</sub> - T <sub>HYS</sub>	L	L	Н	0	0	1
	3	T <sub>A</sub> > T <sub>UPPER</sub>	L	L	Н	0	1	0
10	4	$T_A \le T_{UPPER -} T_{HYS}$	Н	L	Н	0	0	0
c01°	5	T <sub>A</sub> ≥ T <sub>CRIT</sub>	L	L	L	1	0	0
05	6	T <sub>A</sub> < T <sub>CRIT</sub> - T <sub>HYS</sub>	L	Н	Н	0	1	0
U.	7	When $T_A \ge T_{CRIT}$ and $T_A < T_{CRIT} - T_{HYS}$ of the configuration register (interrupt m	, the event out ode) is ignored	put is in cor I.	nparator n	node	and b	it O

Systems that use the active high mode for Event output must be wired point-to-point between the STTS3000 and the sensing controller. Wire-OR configurations should not be used with active high Event output since any device pulling the Event output signal low masks the other devices on the bus. Also note that the normal state of Event output in active high mode is a '0' which constantly draws power through the pull-up resistor.



## 4.3 Temperature register (read-only)

This 16-bit, read-only register stores the temperature measured by the internal band gap TS as shown in *Table 12*. When reading this register, the MSBs (bit 15 to bit 8) are read first, and then the LSBs (bit 7 to bit 0) are read. The result is the current-sensed temperature. The data format is 2s complement with one LSB = 0.25 °C for the default resolution. The MSB has a 128 °C resolution.

The trip status bits represent the internal temperature trip detection, and are not affected by the status of the event or configuration bits (e.g. event output control or clear event). If neither of the above or below values are set (i.e. both are 0), then the temperature is exactly within the user-defined alarm window boundaries.

## 4.3.1 Temperature format

The 16-bit value used in the trip point set and temperature read-back registers is 2s complement, with the LSB equal to 0.0625 °C (see *Table 12*). For example:

- 1. a value of 019C h represents 25.75 °C,
- 2. a value of 07C0 h represents 124 °C, and
- 3. a value of 1E74 h represents –24.75 °C

All unused resolution bits are set to zero. The MSB has a resolution of 128 °C. The STTS3000 supports programmable resolutions (9-12 bits) which is 0.5 to 0.0625 °C/LSB. The default is 0.25 °C/LSB (10 bits) programmable.

The upper 3 bits indicate trip status based on the current temperature, and are not affected by the event output status.

								-	- 3							
			Sign MSB	3		1							LSB <sup>(1)</sup>			
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 <sup>(2)</sup>	Bit 0 <sup>(3)</sup>	
Flag bit	Flag bit	Flag bit	Sign	128	64	32	16	8	4	2	1	0.5	0.25	0.125	0.0625	°C/LSB
Above critical input <sup>(4)</sup>	Above alarm window <sup>(4)</sup>	Below alarm window <sup>(4)</sup>			Те	mpei	ature	e (de	fault	- 10	bit)			0	0	
0	Flag bits				Exar	nple	hex	value	e of 0	7C0	corre	espoi	nds to 12	24 °C (1	0-bit)	
0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	07C0 h
	Flag bits				Exar	nple	hex	value	e of 1	D80	corre	espoi	nds to –4	40 °C (1	0-bit)	
0	0	0	1	1	1	0	1	1	0	0	0	0	0	0	0	1D80 h

### Table 12. Temperature register format

1. Bit 2 is LSB for default 10-bit mode.

2. Depending on status of the resolution register, bit 1 may display 0.125  $^\circ\text{C}$  value.

3. Depending on status of the resolution register, bit 0 may display 0.0625 °C value.

4. See *Table 14* for explanation.



A 0.25 °C minimum granularity is supported in all registers. Examples of valid settings and interpretation of temperature register bits for 10-bit (0.25 °C) default resolution are provided in *Table 13*.

B15:B0 (binary)	Value	Units
xxx0 0000 0010 11xx	+2.75	°C
xxx0 0000 0001 00xx	+1.00	°C
xxx0 0000 0000 01xx	+0.25	°C
xxx0 0000 0000 00xx	0	°C
xxx1 1111 1111 11xx	-0.25	°C
xxx1 1111 1111 00xx	-1.00	°C
xxx1 1111 1101 11xx	-2.25	°C

Table 13 Tem	perature register	r coding exa	mples (	for 10 hits)	
	perature register	County CA			

Table 14. Temperature register bit definitions	Table 14.	Temperature	register bit	definitions
--	-----------	-------------	--------------	-------------

Bit	Definition with hysteresis = 0
13	<ul> <li>Below (temperature) alarm window</li> <li>0 = Temperature is equal to or above the alarm window lower boundary temperature.</li> <li>1 = Temperature is below the alarm window.</li> </ul>
14	<ul> <li>Above (temperature) alarm window.</li> <li>0 = Temperature is equal to or below the alarm window upper boundary temperature.</li> <li>1 = Temperature is above the alarm window.</li> </ul>
15	Above critical trip – 0 = Temperature is below the critical temperature setting. – 1 = Temperature is equal to or above the critical temperature setting.

4.4

# Alarm temperature trip registers (read/write)

The STTS3000 alarm trip registers provide for 11-bit data in 2s compliment format. The data provides for one LSB = 0.25 °C. All unused bits in these registers are read as '0'.

The STTS3000 has three temperature trip registers (see *Table 15*):

- Alarm temperature upper boundary trip (Table 16),
- Alarm temperature lower boundary trip (*Table 17*), and
- Critical temperature trip (Table 18).

Note:

If the upper or lower boundary trip values are being altered in-system, all interrupts should be turned off until a known state can be obtained to avoid superfluous interrupt activity.



P3	P2	P1	P0	Name	Register description	Width (bits)	Ty <u>pe</u> (R/W)	Default state (POR)		
0	0	1	0	UPPER	Alarm temperature upper boundary	16	R/W	00 00		
0	0	1	1	LOWER	Alarm temperature lower boundary	16	R/W	00 00		
0	1	0	0	CRITICAL	Critical temperature	16	R/W	00 00		

 Table 15. Temperature trip register format

## 4.4.1 Alarm window trip

The device provides a comparison window with an upper temperature trip point in the alarm upper boundary register, and a lower trip point in the alarm lower boundary register. When enabled, the event output is triggered whenever entering or exiting (crossing above or below) the alarm window.

## 4.4.2 Critical trip

The device can be programmed in such a way that the event output is only triggered when the temperature exceeds the critical trip point. The critical temperature setting is programmed in the critical temperature register. When the temperature sensor reaches the critical temperature value in this register, the device is automatically placed in comparator mode, which means that the critical event output cannot be cleared by using software to set the clear event bit.

			Sign MSB		15							LSB <sup>(1)</sup>		
Bit 15	Bit 14	Bit 13	Bit 12	Bit Bit 11 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit <sup>(2)</sup> 1	Bit <sup>(3)</sup> 0
0	0	0	0%		larm tei	mperati	ure upp	er bou	ndary t	rip			0	0

### Table 16. Alarm temperature upper boundary trip

1. Bit 2 is LSB for default 10-bit mode.

2. Depending on status of the resolution register, bit 1 may display 0.125 °C value.

3. Depending on status of the resolution register, bit 0 may display 0.0625 °C value.

			Sign MSB		17. Ald	irm tei	npera		ower b	ounda	ary trip	)	LSB <sup>(1)</sup>		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit <sup>(2)</sup> 1	Bit <sup>(3)</sup> 0
0	0	0 0 Alarm temperature lower boundary trip							0	0					

## Table 17. Alarm temperature lower boundary trip

1. Bit 2 is LSB for default 10-bit mode.

2. Depending on status of the resolution register, bit 1 may display 0.125  $^\circ\text{C}$  value.

3. Depending on status of the resolution register, bit 0 may display 0.0625 °C value.



					Table	; 10. 0	nuca	tempe	ratur	euip					
			Sign MSB										LSB <sup>(1)</sup>		
Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit <sup>(2)</sup> 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit <sup>(3)</sup> 1	Bit <sup>(4)</sup> 0
0	0	0		Critical temperature trip							0	0			

Table 18. Critical temperature trip

1. Bit 2 is LSB for default 10-bit mode.

2. If critical trip lockout bit (bit 7 of configuration register in Table 9) is set, then this register becomes read-only.

3. Depending on status of the resolution register, bit 1 may display 0.125  $^\circ\text{C}$  value.

4. Depending on status of the resolution register, bit 0 may display 0.0625  $^\circ\text{C}$  value.

Note: In all temperature register formats bit 0 and bit 1 are used when the resolution is more than 10 bits. These registers show temperature data for the default 10 bits.



## 4.5 Manufacturer ID register (read-only)

The manufacturer's ID (programmed value 104Ah) in this register is the STMicroelectronics Identification provided by the Peripheral Component Interconnect Special Interest Group (PCiSIG).

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8				
0	0	0	1	0	0	0	0				
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0				
0	1	0	0	1	0	1	50				

Table 19. Manufacturer ID register (read-only)

## 4.6 Device ID and device revision ID register (read-only)

The device ID and device revision ID are maintained in this register. The register format is shown in *Table 20*. Revision numbers are incremented whenever an update of the device is made.

Bit15	Bit14	Bit13	Bit12	Bit11	Bit10	Bit9	Bit8			
0	0	0	0	0	0	1	0			
		.151	Devid	ce ID						
	GL									
Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0			
0	0	0	0	0	0	0	0			
Device revision ID										

Table 20. Device ID and device revision ID register (read-only)

The current device ID and revision ID value is 0200 h.



)psol

## 4.7 Temperature resolution register (read/write)

With this register a user can program the temperature sensor resolution from 9-12 bits as shown below. The power-on default is always 10 bit (0.25 °C/LSB). The selected resolution is also reflected in bits (4:3) (TRES1:TRES0) of the capability register.

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	0	0	0	0	0	0	1
	R	Resolut	tion bits				

### Table 21. Temperature resolution register (TRES) (read/write)

		Table 22.	TRES details	.15)								
	Resolution register bits											
Bit1	Bit0	°C/LSB	Bits	Conversion time (max)								
0	0	0.5	9	65 ms								
0	1	0.25	10	125 ms (default)								
1	0	0.125	11	250 ms								
1	1	0.0625	12	500 ms								

The default value is 01 for TRES register.

# 4.8 SMBus timeout

The STTS3000 supports the SMBus timeout feature which is turned on by default. If the host holds SCL low for more than t<sub>timeout</sub> (max), the STTS3000 resets itself and releases the bus. This feature is supported even when the device is in shutdown mode and when the device is driving SDA low.



# 5 Maximum ratings

obsolete Product(s)

Stressing the device above the ratings listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Symbol	Parameter		Value	Unit
T <sub>STG</sub>	Storage temperature		–65 to 150	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead solder temperature for 10	seconds	260	<b>0°C</b>
N/ s	Input or output voltage	A0	V <sub>SS</sub> – 0.3 to 10.0	V
V <sub>IO</sub>	Input of output voltage	others	$V_{SS} - 0.3$ to 6.5	V
V <sub>DD</sub>	Supply voltage		$V_{SS} - 0.3$ to 6.5	V
Ι <sub>Ο</sub>	Output current		10	mA
PD	Power dissipation	101	320	mW
$\theta_{JA}$	Thermal resistance	0	87.4	°C/W

Table 23. Absolute i	maximum ratings
----------------------	-----------------

1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.



#### 6 **DC and AC parameters**

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow, are derived from tests performed under the measurement conditions summarized in Table 24. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Parameter	Conditions	Unit
V <sub>DD</sub> supply voltage	2.3 to 3.6	V
Operating temperature	-40 to 125	°C
Input rise and fall times	≤ 50	ns
Load capacitance	100	pf
Input pulse voltages	$0.2V_{DD}$ to $0.8V_{DD}$	V
Input and output timing reference voltages	0.3V <sub>DD</sub> to 0.7V <sub>DD</sub>	V

Table 24. (	Operating and	AC measurement	conditions
-------------	---------------	----------------	------------



Figure 10. AC measurement I/O waveform



Sym	Description	Test condition <sup>(1)</sup>	Min	Typ <sup>(2)</sup>	Max	Unit
$V_{DD}$	Supply voltage		2.3	3.3	3.6	V
I <sub>DD</sub>	V <sub>DD</sub> supply current (no load)	F = 400 kHz		160	300	μA
I <sub>DD1</sub>	Shutdown mode supply current	TS shutdown		1	3	μA
I <sub>ILI</sub>	Input leakage current (SCL, SDA)	$V_{IN}$ = $V_{SS}$ or $V_{DD}$			±5	μA
I <sub>ILO</sub>	Output leakage current	V <sub>OUT</sub> = V <sub>SS</sub> or V <sub>DD</sub> , SDA in Hi-Z			±5	μA
V <sub>POR</sub>	Power on Reset (POR) threshold	V <sub>DD</sub> falling edge		1.75		V
		+75 °C < T <sub>A</sub> < +95 (active range)		±0.5	±1.0	<b>D</b> ∘C
B-grade	Accuracy for corresponding range 2.3 V $\leq$ V <sub>DD</sub> $\leq$ 3.6 V	+40 °C < T <sub>A</sub> <+ 125 (monitor range)		±1.0	±2.0	°C
		–40 °C < T <sub>A</sub> < +125 (full range)	R	±2.0	±3.0	°C
	Resolution		0.5	0.25	0.0625	°C/LSB
	Resolution	colorised in the second seco	9	10	12	bits
t <sub>CONV</sub>	Conversion time	10-bit - default			125	ms
SMBus/I <sup>2</sup>	<sup>2</sup> C interface	0				
V <sub>IH</sub>	Input logic high	SCL, SDA, A0-A2	0.7V <sub>DD</sub>		V <sub>DD</sub> + 1	V
V <sub>IL</sub>	Input logic low	SCL, SDA, A0-A2	-0.5		0.3V <sub>DD</sub>	V
C <sub>IN</sub> <sup>(3)</sup>	SMBus/I <sup>2</sup> C input capacitance			5		pF
f <sub>SCL</sub>	SMBus/I <sup>2</sup> C clock frequency		10		400	kHz
t <sub>timeout</sub>	SMBus timeout		25		35	ms
V <sub>HV</sub>	A0 high voltage	$V_{HV} \ge V_{DD} + 4.8 V$	7		10	V
V <sub>OL1</sub>	Low level voltage, EVENT	I <sub>OL</sub> = 2.1 mA			0.4	V
0		I <sub>OL</sub> = 2.1 mA			0.4	V
V <sub>OL2</sub>	Low level voltage, SDA	I <sub>OL</sub> = 6 mA			0.6	V
t <sub>SP</sub> <sup>(3)</sup>	Spike suppression Pulse width of spikes that must be suppressed by the input filter	Input filter on SCL and SDA			50	ns
V <sub>HYST</sub>	Input hysteresis (SCL, SDA)		0.05V <sub>DD</sub>			V

Table 25. DC/AC characteristics

1. Guaranteed operating temperature:  $T_A = -40$  °C to 125 °C;  $V_{DD} = 2.3$  V to 3.6 V (except where noted).

2. Typical numbers taken at  $V_{DD}$  = 3.3 V,  $T_A$  = 25 °C.

3. Verified by design and characterization, not necessarily tested on all devices



# 7 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.

57

obsolete Product(s). Obsolete Product(s)



Figure 11. TDFN8 – thin dual flat, no-lead (2 mm x 3 mm) package outline (DN)

### Note:

JEDEC MO-229, variation WCED-3 proposal

Table 26. TDFN8 – thin du	al flat no-lead	(2 mm x 3 mm	) mechanical data (DN)
	ai nat, no-icau		/ meenamear data (Div)

Sym		mm		inches			
	Min	Тур	Мах	Min	Тур	Мах	
А	0.70	0.75	0.80	0.028	0.030	0.031	
A1	0.00	0.00	0.05	0.000	0.000	0.002	
A3		0.20			0.008		
b	0.20	0.25	0.30	0.008	0.010	0.012	
D	1.95	2.00	2.05	0.077	0.079	0.081	
D2	1.35	1.40	1.45	0.053	0.055	0.057	
E	2.95	3.00	3.05	0.116	0.118	0.120	
E2	1.25	1.30	1.35	0.049	0.051	0.053	
е		0.50			0.020		
L	0.30	0.35	0.40	0.012	0.014	0.016	
ddd			0.08			0.003	

Note: JEDEC MO-229, variation WCED-3 proposal

DocID017195 Rev 3



The landing pattern recommendations per the JEDEC proposal for the TDFN8 package (DN) are shown in *Figure 12*.

The preferred implementation with wide corner pads enhances device centering during assembly, but a narrower option is defined for modules with tight routing requirements.



Figure 12. Landing pattern - TDFN8 package (DN)



*Table 27* lists variations of landing pattern implementations, ranked as "Preferred" and Minimum Acceptable" based on the JEDEC proposal.

Devenueter	Description	Dimension				
Parameter	Description	Min	Nom	Мах		
D2	Heat paddle width	1.40	-	1.60		
E2	Heat paddle height	1.40	-	1.60		
E3	Heat paddle centerline to contact inner locus	1.00	-	-		
L	Contact length	0.70	-	0.80		
К	Heat paddle to contact keepout	0.20	-×	5		
K2	Contact to contact keepout	0.20	10	-		
е	Contact centerline to contact centerline pitch for inner contacts		0.50	-		
b	Contact width for inner contacts	0.25	-	0.30		
e2	Landing pattern centerline to outer contact centerline, "minimum acceptable" option <sup>(1)</sup>	-	0.50	-		
b2	Corner contact width, "minimum acceptable option" <sup>(1)</sup>	0.25	-	0.30		
e4	Landing pattern centerline to outer contact centerline, "preferred" option <sup>(2)</sup>	-	0.60	-		
b4	Corner contact width, "preferred" option <sup>(2)</sup>	0.45	-	0.50		

### Table 27. Parameters for landing pattern - TDFN8 package (DN)

1. Minimum acceptable option to be used when routing prevents preferred width contact.

2. Preferred option to be used when possible.





### Figure 13. Carrier tape for TDFN8 package

### Table 28. Carrier tape dimensions TDFN8 package

	Package	w	D	E	P <sub>0</sub>	P <sub>2</sub>	F	A <sub>0</sub>	B <sub>0</sub>	κ <sub>o</sub>	P <sub>1</sub>	т	Unit	Bulk Qty
	TDFN8	8.00 +0.30 -0.10	1.50 +0.10/ -0.00	1.75 ±0.10	4.00 ±0.10	2.00 ±0.10	3.50 ±0.05	2.30 ±0.10	3.20 ±0.10	1.10 ±0.10	4.00 ±0.10	0.30 ±0.05	mm	3000
-				<i></i>										
	REPIC													
0	Obsolete 1													





### Table 29. Reel dimensions for 8 mm carrier tape - TDFN8 package

A (max)	B (min)	c	D (min)	N (min)	G	T (max)
180 mm (7-inch)	1.5 mm	13 mm ± 0.2 mm	20.2 mm	60 mm	8.4 mm + 2/–0 mm	14.4 mm

Note: The dimensions given in Table 29 incorporate tolerances that cover all variations on critical parameters.



# 8 Part numbering



F = ECOPACK<sup>®</sup> package, tape & reel packing

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.



### 9 Package marking



### Figure 15. DN package topside marking information (TDFN8)



# 10 Revision history

Table 31. Document revision history	Table 31	Document	revision	historv
-------------------------------------	----------	----------	----------	---------

	Date	Revision	Changes
	01-Mar-2010	1	Initial release.
	16-Jun-2010	2	Updated <i>Figure 3</i> , <i>15</i> ; added reel information ( <i>Figure 14</i> , <i>Table 29</i> ); document status upgraded to full datasheet.
	20-Mar-2013	3	Updated Table 7, Figure 15, and Table 30.
obsole	tepro	Jucil	Updated Table 7, Figure 15, and Table 30.



### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

ST PRODUCTS ARE NOT AUTHORIZED FOR USE IN WEAPONS. NOR ARE ST PRODUCTS DESIGNED OR AUTHORIZED FOR USE IN: (A) SAFETY CRITICAL APPLICATIONS SUCH AS LIFE SUPPORTING, ACTIVE IMPLANTED DEVICES OR SYSTEMS WITH PRODUCT FUNCTIONAL SAFETY REQUIREMENTS; (B) AERONAUTIC APPLICATIONS; (C) AUTOMOTIVE APPLICATIONS OR ENVIRONMENTS, AND/OR (D) AEROSPACE APPLICATIONS OR ENVIRONMENTS. WHERE ST PRODUCTS ARE NOT DESIGNED FOR SUCH USE, THE PURCHASER SHALL USE PRODUCTS AT PURCHASER'S SOLE RISK, EVEN IF ST HAS BEEN INFORMED IN WRITING OF SUCH USAGE, UNLESS A PRODUCT IS EXPRESSLY DESIGNATED BY ST AS BEING INTENDED FOR "AUTOMOTIVE, AUTOMOTIVE SAFETY OR MEDICAL" INDUSTRY DOMAINS ACCORDING TO ST PRODUCT DESIGN SPECIFICATIONS. PRODUCTS FORMALLY ESCC, QML OR JAN QUALIFIED ARE DEEMED SUITABLE FOR USE IN AEROSPACE BY THE CORRESPONDING GOVERNMENTAL AGENCY.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2013 STMicroelectronics - All rights reserved

#### STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

DocID017195 Rev 3



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Board Mount Temperature Sensors category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below :

5962-8757102XA 66F115 MCP9808-EMS MCP98242T-BEMNY MCP9843T-BEMC EMC1063-1-ACZL-TR NCT218FCT2G O53GAB175A-160Y OH10/62,112 3610085020002 389049M9527 TC6501P095VCTTR TC6501P105VCTTR MCP9802A0T-M/OT MCP9803T-M/SN MCP9843-BEST TC6501P115VCTTR ADM1023ARQZ-REEL ADM1024ARUZ-REEL ADM1032ARMZ-1RL AT30TS74-U1FMBB-T AT30TS74-U1FMAB-T AT30TS74-U1FMCB-T AT30TS74-U1FMDB-T ADT7483AARQZ-RL ADT7481ARMZ-REEL ADT7463ARQZ-REEL MCP98243T-BEMNY MCP98243T-BE/MC 66L080-0226 MAX31820MCR+T MAX1452CAEC8H TMP05BKSZ-REEL7 5962-8757103XA WTK-14-36/N E52-CA6D-N 4M MCP98244T-BEMNY MCP9802A5T-MOT MAX6581TG9A+T DS75S-C11+T&R S-58LM20A-I4T1U MAX6501UKP120+T MCP98243T-BE/ST AT30TS01-MAA5M-T NCT375DR2G DS18S20-SL+T&R MAX6639YAEE+ NCT375MNR2G PT8A3252WE PT8A3284WE