


SLLIMM - 2nd series IPM, 3-phase inverter, 15 A, 600 V short-circuit rugged IGBT



SDIP2B-26L type E



Product status link

STGIB10CH60TS-E

| Product summary | | | | | |
|----------------------------|-------------------|--|--|--|--|
| Order code STGIB10CH60TS-E | | | | | |
| Marking GIB10CH60TS-E | | | | | |
| Package | SDIP2B-26L type E | | | | |
| Packing | Tube | | | | |

Features

- IPM 15 A, 600 V, 3-phase IGBT inverter bridge including 2 control ICs for gate driving and freewheeling diodes
- 3.3 V, 5 V TTL/CMOS inputs with hysteresis
- Internal bootstrap diode
- · Undervoltage lockout of gate drivers
- · Smart shutdown function
- Short-circuit protection
- · Shutdown input/fault output
- Separate open emitter outputs
- · Built-in temperature sensor
- Comparator for fault protection
- Short-circuit rugged TFS IGBTs
- \/am / fact | coft mass / am / diadas
- Very fast, soft recovery diodes
- 85 k Ω NTC, UL 1434, CA 4 recognized
- · Fully isolated package
- Isolation rating of 1600 Vrms/min
- UL recognition: UL 1557, file E81734

Applications

- 3-phase inverters for motor drives
- Home appliances such as washing machines, refrigerators, air conditioners and sewing machine

Description

This second series of SLLIMM (small low-loss intelligent molded module) provides a compact, high-performance AC motor drive in a simple, rugged design. It combines new ST proprietary control ICs (one LS and one HS driver) with an improved short-circuit rugged trench gate field-stop (TFS) IGBT, making it ideal for motor drives operating up to 20 kHz in hard-switching circuitries.



1 Internal schematic diagram and pin configuration

NC(1) (26)T1 VbootU(2) (25)T2 VbootV(3) VbootW(4) (24)P HinU(5) (23)U HinV(6) HinW(7) (22)V VccH(8) (21)W GND(9) H-side LinU(10) LinV(11) LinW(12) (20)NU VccL(13) SD/OD(14) (19)NV Cin(15) (18)NW GND(16) TSO(17) L-side

Figure 1. Internal schematic diagram and pin configuration

GIPG120520140842FSR

DS10375 - Rev 7 page 2/24



Table 1. Pin description

| Pin | Symbol | Description |
|-----|--------|--|
| 1 | NC | - |
| 2 | VBOOTu | Bootstrap voltage for U phase |
| 3 | VBOOTv | Bootstrap voltage for V phase |
| 4 | VBOOTw | Bootstrap voltage for W phase |
| 5 | HINu | High-side logic input for U phase |
| 6 | HINv | High-side logic input for V phase |
| 7 | HINw | High-side logic input for W phase |
| 8 | VCCH | High-side low voltage power supply |
| 9 | GND | Ground |
| 10 | LINu | Low-side logic input for U phase |
| 11 | LINv | Low-side logic input for V phase |
| 12 | LINw | Low-side logic input for W phase |
| 13 | VCCL | Low-side low voltage power supply |
| 14 | SD /OD | Shutdown logic input (active low) / open-drain (comparator output) |
| 15 | CIN | Comparator input |
| 16 | GND | Ground |
| 17 | TSO | Temperature sensor output |
| 18 | NW | Negative DC input for W phase |
| 19 | NV | Negative DC input for V phase |
| 20 | NU | Negative DC input for U phase |
| 21 | W | W phase output |
| 22 | V | V phase output |
| 23 | U | U phase output |
| 24 | Р | Positive DC input |
| 25 | T2 | NTC thermistor terminal 2 |
| 26 | T1 | NTC thermistor terminal 1 |

DS10375 - Rev 7 page 3/24



2 Absolute maximum ratings

 T_J = 25 °C unless otherwise noted.

Table 2. Inverter part

| Symbol | Parameter | Value | Unit |
|------------------------|--|-------|------|
| V_{PN} | Supply voltage applied between P -N _U , -N _V , -N _W | 450 | V |
| V _{PN(surge)} | Supply voltage (surge) applied between P -N _U , -N _V , -N _W | 500 | V |
| V _{CES} | Collector-emitter voltage each IGBT | 600 | V |
| ш. | Continuous collector current each IGBT (T _C = 25 °C) | 15 | _ |
| ±l _C | Continuous collector current each IGBT (T _C = 80 °C) | 10 | A |
| ±l _{CP} | Peak collector current each IGBT (less than 1 ms) | 30 | Α |
| P _{TOT} | Total power dissipation at T _C = 25°C each IGBT | 66 | W |
| + | Short circuit withstand time, V_{CE} = 300 V, T_{J} = 125 °C, | 5 | |
| t _{scw} | V _{CC} = V _{boot} = 15 V, V _{IN} = 0 to 5 V | o o | μs |

Table 3. Control part

| Symbol | Parameter | Min. | Max. | Unit |
|--------------------|---|------------------------|-------------------------|------|
| V _{CC} | Supply voltage applied between V _{CCH} -GND, V _{CCL} -GND | - 0.3 | 20 | V |
| V _{BOOT} | Bootstrap voltage | - 0.3 | 619 | V |
| V _{OUT} | Output voltage applied between U, V, W and GND | V _{BOOT} - 21 | V _{BOOT} + 0.3 | V |
| V _{CIN} | Comparator input voltage | - 0.3 | 20 | V |
| V _{IN} | Logic input voltage applied between HINx, LINx and GND | - 0.3 | 15 | V |
| V _{SD/OD} | Open-drain voltage | -0.3 | 7 | V |
| I _{SD/OD} | Open-drain sink current | | 10 | mA |
| V _{TSO} | Temperature sensor output voltage | -0.3 | 5.5 | V |
| I _{TSO} | Temperature sensor output current | | 7 | mA |

Table 4. Total system

| Symbol | Parameter | Value | Unit |
|------------------|---|------------|------|
| V _{ISO} | Isolation withstand voltage applied between each pin and heat sink plate (AC voltage, t = 60 s) | 1600 | Vrms |
| TJ | Power chips operating junction temperature range | -40 to 175 | °C |
| T _C | Module operation case temperature range | -40 to 125 | °C |

DS10375 - Rev 7 page 4/24



2.1 Thermal data

Table 5. Thermal data

| Symbol | Parameter | Value | Unit |
|-------------------|---|-------|------|
| P., | Thermal resistance, junction-to-case single IGBT | 2.26 | °C/W |
| R _{thJC} | Thermal resistance, junction-to-case single diode | 2.8 | C/VV |

DS10375 - Rev 7 page 5/24



3 Electrical characteristics

 T_J = 25 °C unless otherwise noted.

3.1 Inverter part

Table 6. Static

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|----------------------|------------------------------|--|------|------|------|------|
| I _{CES} | Collector-cut off current | V _{CE} = 600 V, V _{CC} = V _{boot} = 15 V | - | | 100 | μA |
| Vorum | Collector-emitter saturation | $V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_{C} = 10 \text{ A}$ | - | 1.5 | 1.95 | V |
| V _{CE(sat)} | voltage | $V_{CC} = V_{boot} = 15 \text{ V}, V_{IN}^{(1)} = 0 \text{ to } 5 \text{ V},$ $I_{C} = 15 \text{ A}$ | - | 1.65 | | V |
| V _F | Diada farward voltaga | V _{IN} = 0 V, I _C = 10 A | - | 1.42 | 2.0 | V |
| VF | Diode forward voltage | V _{IN} = 0 V, I _C = 15 A | - | 1.54 | | V |

^{1.} Applied between HINx, LINx and GND for x = U, V, W.

Table 7. Inductive load switching time and energy

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|------------------------------------|---------------------------|---|------|------|------|------|
| t _{on} ⁽¹⁾ | Turn-on time | | - | 287 | - | |
| t _{c(on)} (1) | Cross-over time on | | - | 146 | - | |
| t _{off} ⁽¹⁾ | Turn-off time | | - | 370 | - | ns |
| t _{c(off)} ⁽¹⁾ | Cross-over time off | $V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$ | - | 105 | - | |
| t _{rr} | Reverse recovery time | $V_{IN}^{(2)} = 0 \text{ to 5 V}, I_C = 10 \text{ A}$ | - | 270 | - | |
| E _{on} | Turn-on switching energy | | - | 281 | - | |
| E _{off} | Turn-off switching energy | | - | 121 | - | μJ |
| Err | Reverse recovery energy | | - | 23 | - | |
| t _{on} ⁽¹⁾ | Turn-on time | | - | 315 | - | |
| t _{c(on)} (1) | Cross-over time on | | _ | 175 | _ | |
| t _{off} ⁽¹⁾ | Turn-off time | | - | 346 | - | ns |
| t _{c(off)} ⁽¹⁾ | Cross-over time off | $V_{DD} = 300 \text{ V}, V_{CC} = V_{boot} = 15 \text{ V},$ | - | 89 | - | |
| t _{rr} | Reverse recovery time | $V_{IN}^{(2)} = 0 \text{ to 5 V}, I_C = 15 \text{ A}$ | - | 280 | - | |
| E _{on} | Turn-on switching energy | | - | 459 | - | |
| E _{off} | Turn-off switching energy | | - | 175 | - | μJ |
| Err | Reverse recovery energy | | - | 34 | - | |

^{1.} t_{on} and t_{off} include the propagation delay time of the internal drive. $t_{c(on)}$ and $t_{c(off)}$ are the switching times of the IGBT itself under the internally given gate driving condition.


DS10375 - Rev 7 page 6/24

^{2.} Applied between HINx, LINx and GND for x = U, V, W.



Figure 2. Switching time test circuit

Figure 3. Switching time definition



DS10375 - Rev 7 page 7/24



3.2 Control/protection part

Table 8. High- and low-side drivers

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|--------------------------|--|---|------|------|------|------|
| V _{il} | Low logic level voltage | | | | 0.8 | V |
| V _{ih} | High logic level voltage | | 2 | | | V |
| I _{INh} | IN logic "1" input bias current | IN _x =15 V | 80 | 150 | 200 | μA |
| I _{INI} | IN logic "0" input bias current | IN _X =0 V | | | 1 | μA |
| | | High-side | | | | |
| V _{CC_hys} | V _{CC} UV hysteresis | | 1.2 | 1.4 | 1.7 | V |
| V _{CC_th(on)} | V _{CCH} UV turn-on threshold | | 11 | 11.5 | 12 | V |
| V _{CC_th(off)} | V _{CC} UV turn-off threshold | | 9.6 | 10.1 | 10.6 | V |
| V _{BS_hys} | V _{BS} UV hysteresis | | 0.5 | 1 | 1.6 | V |
| V _{BS_th(on)} | V _{BS} UV turn-on threshold | | 10.1 | 11 | 11.9 | V |
| V _{BS_th(off)} | V _{BS} UV turn-off threshold | | 9.1 | 10 | 10.9 | V |
| I _{QBSU} | Undervoltage V _{BS} quiescent current | V _{BS} = 9 V, HINx ⁽¹⁾ = 5 V | | 55 | 75 | μA |
| I _{QBS} | V _{BS} quiescent current | V _{CC} = 15 V, HINx ⁽¹⁾ = 5 V | | 125 | 170 | μA |
| I _{qccu} | Undervoltage quiescent supply current | V _{CC} = 9 V, HINx ⁽¹⁾ = 0 V | | 190 | 250 | μA |
| I _{qcc} | Quiescent current | V _{CC} = 15 V, HINx ⁽¹⁾ = 0 V | | 560 | 730 | μA |
| R _{DS(on)} | BS driver ON resistance | | | 150 | | Ω |
| | | Low-side | | | | |
| V _{CC_hys} | V _{CC} UV hysteresis | | 1.1 | 1.4 | 1.6 | V |
| V _{CCL_th(on)} | VCCL UV turn-on threshold | | 10.4 | 11.6 | 12.4 | V |
| V _{CCL_th(off)} | VCCL UV turn-off threshold | | 9.0 | 10.3 | 11 | V |
| I _{qccu} | Undervoltage quiescent supply current | V_{CC} = 10 V, \overline{SD} pulled to 5 V through R _{SD} = 10 kΩ, | | 600 | 800 | μА |
| I _{qcc} | Quiescent current | CIN = LINx (1)= 0 $V_{cc} = 15 \text{ V}, \overline{SD} = 5 \text{ V},$ CIN = LINx (1)= 0 | | 700 | 900 | μА |
| V _{SSD} | Smart SD unlatch threshold | | 0.5 | 0.6 | 0.75 | V |
| I _{SDh} | SD logic "1" input bias current | <u>SD</u> = 5 V | 25 | 50 | 70 | μA |
| I _{SDI} | SD logic "0" input bias current | SD = 0 V | | | 1 | μA |

^{1.} Applied among HINx, LINx and GND for x = U, V, W

Table 9. Temperature sensor output

| Symbol | Parameter | Test condition | Min | Тур | Max | Unit |
|----------------------|--|------------------------|-------|------|-------|------|
| V _{TSO} | Temperature sensor output voltage | T _j = 25 °C | 0.974 | 1.16 | 1.345 | V |
| I _{TSO_SNK} | Temperature sensor sink current capability | | | 0.1 | | mA |
| I _{TSO_SRC} | Temperature sensor source current capability | | 4 | | | mA |

DS10375 - Rev 7 page 8/24



Table 10. Sense comparator (V_{CC} = 15 V, unless otherwise is specified)

| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|---------------------|---|--|------|------|------|------|
| I _{CIN} | CIN input bias current | V _{CIN} =1 V | -0.2 | | 0.2 | μA |
| V _{ref} | Internal reference voltage | | 460 | 510 | 560 | mV |
| V _{OD} | Open-drain low level output voltage | I _{od} = 5 mA | | | 500 | mV |
| t _{CIN_SD} | C _{IN} comparator delay to \overline{SD} | \overline{SD} pulled to 5 V through R _{SD} =10 k Ω ; measured applying a voltage step 0-1 V to pin CIN; 50% CIN to 90% \overline{SD} | 240 | 320 | 410 | ns |
| SR _{SD} | SD fall slew rate | \overline{SD} pulled to 5 V through R_{SD} =10 k Ω ; C_L =1 nF through \overline{SD} and ground; 90% \overline{SD} to 10% \overline{SD} | | 25 | | V/µs |

Comparator stay enabled even if V_{CC} is in UVLO condition but higher than 4 V.

DS10375 - Rev 7 page 9/24



4 Fault management

The device integrates an open-drain output connected to \overline{SD} pin. As soon as a fault occurs the open-drain is activated and LVGx outputs are forced low. Two types of fault can be pointed out:

- Overcurrent (OC) sensed by the internal comparator (see more detail in Section 4.1 Smart shutdown function)
- Undervoltage on supply voltage (V_{CC})


Each fault enables the SD open-drain for a different time; refer to the following Table 11. Fault timing

Symbol Parameter Event time (1) SD open-drain enable time result (1)(2) ≤ 24 µs 24 µs OC Overcurrent event > 24 µs OC time ≤ 70 µs 70 µs > 70 µs **UVLO** Undervoltage lock out event until the VCC_LS exceed UVLO time the VCC LS UV turn ON threshold

Table 11. Fault timing

Actually the device remains in a fault condition (\overline{SD}) at low logic level and LVGx outputs disabled) for a time also depending on RC network connected to \overline{SD} pin. The network generates a time contribute, which is added to the internal value.

Figure 4. Overcurrent timing (without contribution of RC network on SD)



GIPG120520141638FSR

DS10375 - Rev 7 page 10/24

^{1.} Typical value (-40 °C $\leq T_i \leq$ +125 °C)

^{2.} Without contribution of RC network on SD






Figure 5. UVLO timing (without contribution of RC network on $\overline{\text{SD}}$)

DS10375 - Rev 7 page 11/24




4.1 Smart shutdown function

The device integrates a comparator committed to the fault sensing function. The comparator input can be connected to an external shunt resistor in order to implement a simple overcurrent detection function.


The output signal of the comparator is fed to an integrated MOSFET with the open-drain output available on $\overline{\text{SD}}$ input. When the comparator triggers, the device is set in shutdown state and its outputs are all set to low level.

Figure 6. Smart shutdown timing waveforms in case of overcurrent event



 R_{ON_OD} = V_{OD} /5 mA see Table 10. Sense comparator (V_{CC} = 15 V, unless otherwise is specified); R_{PD_SD} (typ) =5 V/I_{SDh}

DS10375 - Rev 7 page 12/24



Smart shutdown function

In common overcurrent protection architectures the comparator output is usually connected to the \overline{SD} input and an RC network is connected to this \overline{SD} line in order to provide a monostable circuit, which implements a protection time that follows the fault condition. Differently from the common fault detection systems, the device smart shutdown architecture allows to immediately turn-off the outputs gate driver in case of fault, by minimizing the propagation delay between the fault detection event and the actual outputs switch-off. In fact the time delay between the fault and the outputs turn off is no more dependent on the RC value of the external network connected to the pin. In the smart shutdown circuitry, the fault signal has a preferential path which directly switches off the outputs after the comparator triggering. At the same time the internal logic turns on the open-drain output and holds it on until the \overline{SD} voltage goes below the V_{SSD} threshold and toc time is elapsed. The driver outputs restart following the input pins as soon as the voltage at the \overline{SD} pin reaches the higher threshold of the \overline{SD} logic input. The smart shutdown system provides the possibility to increase the time constant of the external RC network (that is the disable time after the fault event) up to very large values without increasing the delay time of the protection.

DS10375 - Rev 7 page 13/24



5 Temperature monitoring solutions

5.1 TSO output

The device integrates a temperature sensor. A voltage proportional to die temperature is available on TSO pin. When this function is not used the pin can be left floating.

V_{TSO} (V)

2.8

2.2

Min

1.0

Max

1.0

0.4

0 25 50 75 100 T (°C)

Figure 7. V_{TSO} output characteristics vs LVIC temperature

5.2 NTC thermistor

Table 12. NTC thermistor

| Symbol | Parameter | Test condition | Min | Тур | Max | Unit |
|------------------|-----------------------------|------------------|-----|------|-----|------|
| R ₂₅ | Resistance | T = 25 °C | | 85 | - | kΩ |
| R ₁₂₅ | Resistance | T = 125 °C | | 2.6 | - | kΩ |
| В | B-constant | T = 25 to 100 °C | | 4092 | - | K |
| Т | Operating temperature range | | -40 | | 125 | °C |

DS10375 - Rev 7 page 14/24







Figure 8. NTC resistance vs temperature

Figure 9. NTC resistance vs temperature - zoom



DS10375 - Rev 7 page 15/24

6 Application circuit example




Figure 10. Application circuit example

Application designers are free to use a different scheme according with the specifications of the device.

DS10375 - Rev 7 page 16/24



6.1 Guidelines

- 1. Input signals HIN, LIN are active-high logic. A 100 k Ω (typ.) pull-down resistor is built-in for each input pin. To prevent input signal oscillations, the wiring of each input should be as short as possible and the use of RC filters (R₁, C₁) on each input signal is suggested. The filters should be with a time constant of about 100 ns and placed as close as possible to the IPM input pins.
- The use of a bypass capacitor C_{VCC} (aluminum or tantalum) can reduce the transient circuit demand on the power supply. Besides, to reduce any high-frequency switching noise distributed on the power lines, a decoupling capacitor C₂ (100 to 220 nF, with low ESR and low ESL) should be placed as close as possible to each V_{CC} pin and in parallel with the bypass capacitor.
- 3. The use of an RC filter (R_{SF} , C_{SF}) prevents protection circuit malfunctions. The time constant ($R_{SF} \times C_{SF}$) should be set to 1 μ s and the filter must be placed as close as possible to the CIN pin.
- 4. The SD is an input/output pin (open-drain type if it is used as output). It should be pulled up to a power supply (i.e., MCU bias at 3.3/5 V) by a resistor value, which can keep the I_{od} no higher than 5 mA (V_{OD} ≤ 500 mV when open-drain MOSFET is ON). The filter on SD should be sized to get a desired re-starting time after a fault event and placed as close as possible to the SD pin.
- 5. A decoupling capacitor C_{TSO} between 1 nF and 10 nF can be used to increase the noise immunity of the TSO thermal sensor; a similar decoupling capacitor C_{OT} (between 10 nF and 100 nF) can be implemented if the NTC thermistor is available and used. In both cases, their effectiveness is improved if these capacitors are placed close to the MCU.
- 6. The decoupling capacitor C_3 (100 to 220 nF with low ESR and low ESL) in parallel with each C_{boot} filters high-frequency disturbances. Both C_{boot} and C_3 (if present) should be placed as close as possible to the U,V,W and V_{boot} pins. Bootstrap negative electrodes should be connected to the U,V,W terminals directly and separated from the main output wires.
- 7. To prevent overvoltage on the V_{CC} pin, a Zener diode (Dz1) can be used. Similarly on the V_{boot} pin, a Zener diode (Dz2) can be placed in parallel with each C_{boot}.
- 8. The use of the decoupling capacitor C_4 (100 to 220 nF, with low ESR and low ESL) in parallel with the electrolytic capacitor C_{Vdc} prevents surge destruction. Both capacitors C_4 and C_{Vdc} should be placed as close as possible to the IPM (C_4 has priority over C_{Vdc}).
- 9. By integrating an application-specific type HVIC inside the module, direct coupling to the MCU terminals without an optocoupler is possible.
- 10. Low inductance shunt resistors should be used for phase leg current sensing.
- 11. In order to avoid malfunctions, the wiring on N pins, the shunt resistor and PWR_GND should be as short as possible.
- 12. The connection of the SGN_GND to the PWR_GND at one point only (close to the shunt resistor terminal) can reduce the impact of power ground fluctuation.

These guidelines ensure the device specifications for application designs. For further details, please refer to the relevant application note.


Table 13. Recommended operating conditions


| Symbol | Parameter | Test conditions | Min. | Тур. | Max. | Unit |
|-------------------|---|--|------|------|------|------|
| V _{PN} | Supply voltage | Applied between P-Nu, N _V , N _w | | 300 | 400 | V |
| V _{CC} | Control supply voltage Applied between V _{CC} -GND 13.5 15 | | 15 | 18 | V | |
| V _{BS} | High-side bias voltage | Applied between V_{BOOTi} -OUT _i for i = U, V, W | 13 | | 18 | V |
| t _{dead} | Blanking time to prevent arm-short | For each input signal | 1.0 | | | μs |
| f _{PWM} | PWM input signal | -40 °C < T _C < 100 °C -40 °C < T _J < 125 °C | | | 20 | kHz |
| T _C | Case operation temperature | | | | 100 | °C |


DS10375 - Rev 7 page 17/24





7 Electrical characteristics (curves)












DS10375 - Rev 7 page 18/24





DS10375 - Rev 7 page 19/24





8 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

8.1 SDIP2B-26L type E package information

Figure 18. SDIP2B-26L type E package outline





8450802_7_type_E

DS10375 - Rev 7 page 20/24



Table 14. SDIP2B-26L type E package mechanical data

| D. f | Dimensions (mm) | | | | |
|------|-----------------|-------|-------|--|--|
| Ref. | Min. | Тур. | Max. | | |
| А | 37.50 | 38.00 | 38.50 | | |
| A1 | 0.97 | 1.22 | 1.47 | | |
| A2 | 0.97 | 1.22 | 1.47 | | |
| A3 | 34.70 | 35.00 | 35.30 | | |
| С | 1.45 | 1.50 | 1.55 | | |
| В | 23.50 | 24.00 | 24.50 | | |
| B1 | | 12.00 | | | |
| B2 | 13.90 | 14.40 | 14.90 | | |
| В3 | 28.70 | 29.20 | 29.70 | | |
| B4 | 33.20 | 33.70 | 34.20 | | |
| С | 3.30 | 3.50 | 3.70 | | |
| C1 | 5.00 | 5.50 | 6.00 | | |
| C2 | 9.00 | 9.50 | 10.00 | | |
| D | 28.45 | 28.95 | 29.45 | | |
| D1 | 2.725 | 3.025 | 3.325 | | |
| е | 3.356 | 3.556 | 3.756 | | |
| e1 | 1.578 | 1.778 | 1.978 | | |
| e2 | 7.42 | 7.62 | 7.82 | | |
| e3 | 4.88 | 5.08 | 5.28 | | |
| e4 | 2.34 | 2.54 | 2.74 | | |
| Е | 11.90 | 12.40 | 12.90 | | |
| E1 | 3.45 | 3.75 | 4.05 | | |
| E2 | | 1.80 | | | |
| f | 0.45 | 0.60 | 0.75 | | |
| f1 | 0.35 | 0.50 | 0.65 | | |
| F | 1.95 | 2.10 | 2.25 | | |
| F1 | 0.95 | 1.10 | 1.25 | | |
| R | 1.55 | 1.575 | 1.60 | | |
| Т | 0.375 | 0.40 | 0.425 | | |
| V | 0° | | 5° | | |

DS10375 - Rev 7 page 21/24



Revision history

Table 15. Document revision history

| Date | Revision | Changes |
|-------------|----------|---|
| 05-Jun-2014 | 1 | Initial release. |
| 27-Aug-2014 | 2 | Updated Table 1: Device summary. |
| | | Text and formatting changes throughout document |
| | | On cover page: |
| | 3 | - updated Title, Features and Description |
| | | In Section 1: Internal schematic and pin description: |
| | | - updated Figure 1 and Table 2 |
| | | In Section 2: Absolute maximum ratings: |
| 03-Sep-2015 | | - updated Table 3, Table 4, Table 5 and Table 6 |
| | | In Section 3: Electrical characteristics: |
| | | - updated Table 7, Figure 2, Table 8 and Table 9 |
| | | In Section 4: Fault management: |
| | | - updated Figure 6 |
| | | In Section 5: Typical application circuit: |
| | | - updated Figure 7 |
| | | In Section 6: Recommendations: |
| | | - updated recommendations list and added Table 11 |
| | | In Section 8: Electrical characteristics (curves): |
| | | - added Figure 10, Figure 11, Figure 12, Figure 13, Figure 14, Figure 15 and Figure 16 |
| | | Minor text changes |
| | 4 | Modified Table 7: "Static", Table 9: " High and low side drivers" and Table 11: "Sense comparator (VCC = 15 V, unless otherwise is specified)" |
| | | Modified Section 5.1: "Guidelines" |
| 25-Oct-2016 | | Modified Figure 11: "V _{CE(sat)} vs. collector current", Figure 12: "Diode VF vs. forward current" and Figure 15: "VTSO output characteristics vs. LVIC temperature" |
| | | Updated Section 8.1: "SDIP2B-26L type E package information" |
| | | Minor text changes |
| | 5 | Removed maturity status indication from cover page. |
| | | Modified <i>features</i> on cover page. |
| 15-May-2018 | | Modified Table 11. Fault timing. |
| | | Updated Section 8.1 SDIP2B-26L type E package information |
| | | Minor text changes. |
| 21 May 2010 | 6 | Added Figure 13. IC vs case temperature. |
| 21-May-2019 | | Minor text changes. |
| 00 No: 0004 | 7 | Updated Section Features. |
| 08-Nov-2021 | | Updated Table 4. Total system. |

DS10375 - Rev 7 page 22/24



Contents

| 1 | Inte | rnal schematic diagram and pin configuration | 2 |
|-----|--------|--|----|
| 2 | Abs | olute maximum ratings | 4 |
| | 2.1 | Thermal data | 5 |
| 3 | Elec | trical characteristics | 6 |
| | 3.1 | Inverter part | 6 |
| | 3.2 | Control/protection parts | 8 |
| 4 | Faul | t management | 10 |
| | 4.1 | Smart shutdown function | 12 |
| 5 | Tem | perature monitoring solutions | 14 |
| | 5.1 | TSO output | 14 |
| | 5.2 | NTC thermistor | 14 |
| 6 | Арр | lication circuit example | 16 |
| | 6.1 | Guidelines | 17 |
| 7 | Elec | trical characteristics (curves) | 18 |
| 8 | Pacl | kage information | 20 |
| | 8.1 | SDIP2B-26L type E package information | 20 |
| Rev | ision | history | 22 |
| Coi | ntents | | 23 |



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2021 STMicroelectronics - All rights reserved

DS10375 - Rev 7 page 24/24

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for IGBT Modules category:

Click to view products by STMicroelectronics manufacturer:

Other Similar products are found below:

F3L100R07W2E3_B11 F3L400R07ME4_B22 F4-50R07W2H3_B51 FB15R06W1E3 FB20R06W1E3_B11 FD1000R33HE3-K
FD300R12KS4_B5 FD400R12KE3 FD400R33KF2C-K FD401R17KF6C_B2 FD-DF80R12W1H3_B52 FF200R06YE3 FF200R12KT3_E
FF600R12IP4V FP06R12W1T4_B3 FP10R06W1E3_B11 FP20R06W1E3 FP50R12KT3 FP75R07N2E4_B11 FS10R12YE3 FS150R07PE4
FS150R12PT4 FS20R06W1E3_B11 FS50R07N2E4_B11 FZ1000R33HE3 FZ1800R17KF4 DD250S65K3 DF1000R17IE4
DF1000R17IE4D_B2 DF1400R12IP4D DF200R12PT4_B6 DF400R07PE4R_B6 BSM75GB120DN2_E3223c-Se F3L300R12ME4_B22
F3L75R07W2E3_B11 F4-50R12KS4_B11 FD1400R12IP4D FD200R12PT4_B6 FD400R12KE3_B5 FD800R33KF2C-K
FF1200R17KP4_B2 FF150R12ME3G FF300R17KE3_S4 FF300R17ME4_B11 FF401R17KF6C_B2 FF600R12IE4 FF650R17IE4D_B2
FF900R12IP4D FF900R12IP4DV FP30R06W1E3_B11