


10 V ultra-low clamping single line high speed bidirectional ESD protection



0201 package



Product status link

[ESDZX051-1BF4](#)

Features

- Ultra-low clamping voltage: 10 V TLP at 16 A I_{pp}
- Bidirectional protection diode
- Very high bandwidth: 24 GHz
- Very low dynamic resistance: 0.5 Ω
- Suitable for RF antenna application with very low harmonic:
 - $H3 < -50$ dBm at 20 dBm power:
 - 710 MHz, 824 MHz and 2.4 GHz
- ST0201 package
- [ECOPACK2](#) compliant component
- Exceeds IEC 61000-4-2 level 4:
 - ± 12 kV (contact discharge)
 - ± 20 kV (air discharge)

Application

Where transient over voltage protection in ESD sensitive equipment is required, such as:

- USB 3.2 Gen 1 and Gen 2
- RF antenna
- Ethernet 1000 BASE-T
- Ethernet 10G BASE-T
- Display port
- LVDS

Description


The [ESDZX051-1BF4](#) is a bidirectional single line TVS diode designed to protect the data lines or other I/O ESD transients. Thanks to extra low capacitance, [ESDZX051-1BF4](#) can protect high speed differential lines with no impact on signal integrity.

With an extremely low clamping voltage, ESDZX051-1BF4 is able to protect the most sensitive, submicron technology circuits.

1 Characteristics

Table 1. Absolute maximum ratings ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Parameter		Value	Unit
V_{pp}	Peak pulse voltage	IEC 61000-4-2 contact discharge IEC 61000-4-2 air discharge	± 12 ± 20	kV
P_{pp}	Peak pulse power (8/20 μs)		20	W
I_{pp}	Peak pulse current (8/20 μs)		4	A
T_j	Operating junction temperature range		-55 to 150	$^{\circ}\text{C}$
T_{stg}	Storage junction temperature range		-65 to 150	
T_L	Maximum lead temperature for soldering during 10 s		260	

Figure 1. Electrical characteristics (definitions)

Table 2. Electrical characteristics (values) ($T_{amb} = 25^{\circ}\text{C}$)

Symbol	Parameter	Test condition		Min.	Typ.	Max.	Unit
V _{TRIG}	Maximum off-state voltage				9.6	10.5	V
V _H	Lower voltage than V _H guarantees the protection turn-off			1.4	1.7		V
I _{HOLD}	Minimum on-state current				35		mA
V _{RM}	Reverse working voltage					3.6	V
I _{RM}	Leakage current	V _{RM} = 3.6 V				100	nA
V _{CL}	Clamping voltage	I _{pp} = 4 A - 8/20μs			4	5	V
		8 kV contact discharge after 30 ns, IEC 61000-4-2			11		V
		TLP measurement (pulse duration 100 ns)	I _{pp} = 16 A		10		V
			I _{pp} = 4 A		4		
R _D	Dynamic resistance, TLP pulse duration 100 ns (from 4 A to 16 A I _{pp})				0.5		Ω
f _C	Cut-off frequency		-3dB		24		GHz
C _{LINE}	Line capacitance	V _{LINE} = 0 V, F = 3 GHz			0.28	0.35	pF
		V _{LINE} = 0 V, F = 10 GHz			0.25	0.33	

1.1 Characteristics (curves)

Figure 2. Leakage current versus junction temperature (typical values)




Figure 3. Junction capacitance versus frequency (typical values)




Figure 4. ESD response to IEC 61000-4-2 (+8 kV contact discharge)




Figure 5. ESD response to IEC 61000-4-2 (-8 kV contact discharge)




Figure 6. S21 attenuation measurement results




Figure 7. TLP measurement









Figure 8. Harmonic measurement at 710 MHz : H2

Figure 9. Harmonic measurement at 710 MHz : H3

Figure 10. Harmonic measurement at 824 MHz : H2

Figure 11. Harmonic measurement at 824 MHz : H3

Figure 12. Harmonic measurement at 2.4 GHz : H2

Figure 13. Harmonic measurement at 2.4 GHz : H3


2 Application information

2.1 Latch-up consideration

There is a potential risk of latch-up using SCR based ESD protection if the working voltage V_{RM} is higher than V_H voltage.

To ensure a latch-up free state, the current injected in the protection must be lower than the holding current I_{HOLD} when the voltage across the protection device is equal to V_{HOLD} . The following equation gives the latch-up free condition.


$$I_{HOLD} > \frac{V_{SOURCEmax} - V_{HOLD}}{R_{SOURCEmin}}$$

3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of **ECOPACK** packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

3.1 ST0201 package information

Figure 14. ST0201 package outline




Note: The marking codes can be rotated by 90° or 180° to differentiate assembly location. In no case should this product marking be used to orient the component for its placement on a PCB. Only pin 1 mark is to be used for this purpose.

Table 3. 0201 package mechanical data

Ref.	Dimensions		
	Millimeters		
	Min.	Typ.	Max.
A	0.130	0.150	0.170
b	0.1675	0.1875	0.2075
D	0.560	0.580	0.600
D1		0.3375	
E	0.260	0.280	0.300
E1	0.205	0.225	0.245
fD		0.0275	
fE		0.0275	

Figure 15. Tape and reel specification (in mm)




4 Recommendation on PCB assembly

4.1 Footprint

1. SMD footprint design is recommended


Figure 16. Footprint in mm



4.2 Stencil opening design

1. Recommended design reference
 - a. Stencil opening dimensions: 75 μm / 3 mils
 - b. Stencil aperture ratio : 100%

Figure 17. Stencil opening recommendations



4.3 Solder paste

1. Halide-free flux qualification ROL0 according to ANSI/J-STD-004.
2. "No clean" solder paste is recommended.
3. Offers a high tack force to resist component movement during high speed.
4. Use solder paste with fine particles: powder particle size 20-38 μm .

4.4 Placement


1. Manual positioning is not recommended.
2. It is recommended to use the lead recognition capabilities of the placement system, not the outline centering
3. Standard tolerance of ± 0.05 mm is recommended.
4. 1.0 N placement force is recommended. Too much placement force can lead to squeezed out solder paste and cause solder joints to short. Too low placement force can lead to insufficient contact between package and solder paste that could cause open solder joints or badly centered packages.
5. To improve the package placement accuracy, a bottom side optical control should be performed with a high resolution tool.
6. For assembly, a perfect supporting of the PCB (all the more on flexible PCB) is recommended during solder paste printing, pick and place and reflow soldering by using optimized tools.

4.5 PCB design preference

1. To control the solder paste amount, the closed via is recommended instead of open vias.
2. The position of tracks and open vias in the solder area should be well balanced. A symmetrical layout is recommended, to avoid any tilt phenomena caused by asymmetrical solder paste due to solder flow away.

4.6 Reflow profile

Figure 18. ST ECOPACK® recommended soldering reflow profile for PCB mounting



Note: Minimize air convection currents in the reflow oven to avoid component movement. Maximum soldering profile corresponds to the latest IPC/JEDEC J-STD-020.

5 Ordering information

Figure 19. Ordering information scheme




Table 4. Ordering information

Order code	Marking ⁽¹⁾	Package	Weight	Base qty.	Delivery mode
ESDZX051-1BF4	N	ST0201	0.116 mg	15000	Tape and reel

1. The marking can be rotated by multiples of 90° to differentiate assemble location.

Revision history

Table 5. Document revision history

Date	Revision	Changes
27-Jan-2020	1	First issue.
30-Mar-2020	2	Updated Table 2 .

IMPORTANT NOTICE – PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2020 STMicroelectronics – All rights reserved

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [ESD Suppressors / TVS Diodes](#) **category:**

Click to view products by [STMicroelectronics](#) **manufacturer:**

Other Similar products are found below :

[60KS200C](#) [D12V0H1U2WS-7](#) [D18V0L1B2LP-7B](#) [82356050220](#) [D5V0M5U6V-7](#) [NTE4902](#) [P4KE27CA](#) [P6KE11CA](#) [P6KE39CA-TP](#)
[P6KE8.2A](#) [SA110CA](#) [SA60CA](#) [SA64CA](#) [SMBJ12CATR](#) [SMBJ8.0A](#) [SMLJ30CA-TP](#) [ESD101-B1-02ELS E6327](#) [ESD112-B1-02EL E6327](#)
[ESD119B1W01005E6327XTSA1](#) [ESD5V0L1B02VH6327XTSA1](#) [ESD7451N2T5G](#) [19180-510](#) [CPDT-5V0USP-HF](#) [3.0SMCJ33CA-F](#)
[3.0SMCJ36A-F](#) [HSPC16701B02TP](#) [D3V3Q1B2DLP3-7](#) [D55V0M1B2WS-7](#) [DESD5V0U1BL-7B](#) [DRTR5V0U4SL-7](#) [SCM1293A-04SO](#)
[ESD200-B1-CSP0201 E6327](#) [ESD203-B1-02EL E6327](#) [SM12-7](#) [SMF8.0A-TP](#) [SMLJ45CA-TP](#) [CEN955 W/DATA](#) [82350120560](#)
[82356240030](#) [VESD12A1A-HD1-GS08](#) [CPDUR5V0R-HF](#) [CPDUR24V-HF](#) [CPDQC5V0U-HF](#) [CPDQC5V0USP-HF](#) [CPDQC5V0-HF](#)
[D1213A-01LP4-7B](#) [D1213A-02WL-7](#) [ESDLIN1524BJ-HQ](#) [5KP100A](#) [5KP15A](#)