

4A Opto-Compatible Single Channel Isolated Gate Drive

GENERAL DESCRIPTION

The SLMi350 is an opto-compatible, single channel, isolated gate driver for IGBTs, MOSFETs with 4A source and 7A sink peak output current and 3750V_{RMS} reinforced isolation rating. SLMi350 can drive both low side and high side power FETs. Key features and characteristics bring significant performance and reliability upgrades over standard optocoupler based gate drivers while maintaining pin-to-pin compatibility in both schematic and layout design. Performance highlights include high common mode transient immunity (CMTI), low propagation delay, and small pulse width distortion.

The input stage is an emulated diode which means long term reliability and excellent aging characteristics compared to traditional LEDs. It is offered in a DIP8GW package with >7.0mm creepage and clearance. A mold compound from material group I which has a comparative tracking index (CTI) >600V. SLMi350's high performance and reliability makes it ideal for use in all types of motor drives, solar inverters, industrial power supplies, and appliances.

FEATURES

- 4A source output current
- 7A sink output current
- 120ns (Max.) propagation delay
- 25ns (Max.) part-to-part delay matching
- 35ns (Max.) pulse width distortion
- 150kV/us (Min.) common mode transient immunity (CMTI)
- Gate drive supply range from 14 V to 40 V
- 30V reverse polarity voltage handling capability on input stage
- Pin to pin compatible to optocoupler isolated gate drivers
- DIP8GW package with >7.0mm creepage and clearance
- Junction temperature, T_J: -40°C to +150°C
- Safety certifications (Planned)
 - 3750V_{RMS} isolation for 1 minute per UL 1577
 - DIN V VDE 0884-11

APPLICATION

- AC and brushless DC motor drives
- Renewable energy inverters
- Industrial power supplies




Figure 1. SLMi350 Single and Bipolar Power Supplies Application Circuit to Drive IGBT





Table of Contents

General Description	1
Features	1
Application	1
PIN Configuration	3
PIN Description	3
Functional Block Diagram	3
Ordering Information	3
Absolute Maximum Ratings	4
Recommended Operation Conditions	4
ESD Ratings	4
Package Specifications	5
Insulation Specifications	5
Electrical Characteristics (DC)	6
Switching Characteristics (AC)	7
Parameter Measurement Information	8
Propagation Delay, Rise Time and Fall Time	8
I _{OH} and I _{OL} Testing	8
CMTI Testing	8
Feature Description	9
Input Stage	9
Under Voltage Lockout (UVLO)	10
Typical Input Configuration Circuit	10
Layout	11
Package Case Oultlines	12
Revision History	13



PIN CONFIGURATION

Package	Pin Configuration (Top View)
DIP8GW	NC 1 8 V _{CC} ANODE 2 7 NC CATHODE 3 6 V ₀ NC 4 5 GND

PIN DESCRIPTION

No.	Pin	Description
1	NC	No Connection
2	ANODE	Anode
3	CATHODE	Cathode
4	NC	No Connection
5	GND	Ground
6	Vo	Gate Drive Output
7	NC	No Connection
8	Vcc	Positive Power Supply Rail

FUNCTIONAL BLOCK DIAGRAM




Figure 2. SLMi350 Functional Block Diagram

ORDERING INFORMATION

Order Part No.	Package	QTY
SLMi350DB-DG	DIP8GW, Pb-Free	1000/Reel



ABSOLUTE MAXIMUM RATINGS

Symbol	Definition	Min	Max	Units
I _{F(AVG)}	Average Input Current		25	mA
V _R	Reverse Input Voltage		30	V
Vcc	Output supply voltage		45	V
TJ	Junction temperature	-40	150	°C
Ts	Storage temperature	-55	150	°C

RECOMMENDED OPERATION CONDITIONS

Symbol	Definition	Min	Max	Units
Vcc	Output Supply Voltage	14	40	V
I _F (ON)	Input Diode Forward Current (Diode "ON")	7	16	mA
V _F (OFF)	Anode Voltage - Cathode Voltage (Diode "OFF")	-30	0.9	V
TJ	Junction temperature	-40	150	°C
T _A	Ambient temperature	-40	125	°C

ESD RATINGS

Symbol	Definition	Value	Units
V _{ESD}	НВМ	±4000	V
V 23D	CDM	±2000	V



PACKAGE SPECIFICATIONS

Symbol	Definition	Min	Тур	Max	Units
Rio	Resistance (Input Side to Output Side)		10 ¹²		Ω
Сю	Capacitance (Input Side to Output Side)		1.6		pF
Cin	Input Capacitance		30		pF

INSULATION SPECIFICATIONS

Symbol	Definition	Value	Units
CLR	External clearance	7	mm
CPG	External creepage	7	mm
DTI	Distance through the insulation	>16	um
CTI	Comparative tracking index	>600	V
	Material Group	1	
	Overvoltage category		
	Rated mains voltages ≤150V _{RMS}	I-IV	
	Rated mains voltages ≤300V _{RMS}	I-IV	
	Rated mains voltages ≤450V _{RMS}	I-III	
	Rated mains voltages ≤600V _{RMS}	I-III	
	Rated mains voltages ≤1000V _{RMS}	1-11	
DIN V VDE 08	84-11 ⁽¹⁾		
VIOWM	Maximum isolation working voltage	891	Vpk
V _{IОТМ}	Maximum transient isolation voltage	6000	Vpk
Viorm	Maximum repetitive peak isolation voltage	891	Vpk
q _{pd}	Apparent charge	≤5	рС
	Climatic Category	40/125/21	
	Pollution Degree	2	
UL1577 ⁽¹⁾	1		ı
Viso	Isolation Voltage	3750	V _{RMS}

^{1.}Certification planned



ELECTRICAL CHARACTERISTICS (DC)

 V_{CC} = 15V and T_A = 25°C unless otherwise specified. All min and max specifications are at T_A = -40°C to 125°C

Symbol	Parameter	Condition	Min	Тур	Max	Unit
INPUT			l	l	l	
I _{FLH}	Input Forward Threshold Current Low to High			2.1		mA
V _F	Input Forward Voltage	I _F =10mA		2.2		V
ΔV _F /ΔT	Temp Coefficient of Input Forward Voltage	I _F =10mA		0.5		mV/°C
V_{R}	Input Reverse Breakdown Voltage	I _R =10uA	30			V
OUTPUT						
Іон	High Level Peak Output Current	Vcc=15V, I _F =10m C _{VCC} =10uF, C _{LOAD} =220nF		4		А
loL	Low Level Peak Output Current	Vcc=15V, V _F =0V, C _{VCC} =10uF, C _{LOAD} =220nF		7		А
Vон	High Level Output Voltage	I_F =10mA, I_O =-20mA "with respect to V_{CC} "		30		mV
V_{OL}	Low Level Output Voltage	V _F =0V, I _O =20mA		17		mV
R _{DS_OH}	High Output Transistor R _{DS}			1.5		Ω
R _{DS_OL}	Low Output Transistor R _{DS}			0.85		Ω
Ісс_н	Output Supply Current (Diode On)	I _F =10mA, I _O =0mA		1.7		mA
I _{CC_L}	Output Supply Current (Diode Off)	V _F =0V, I _O =0mA		1.4		mA
UNDER VO	OLTAGE LOCKOUT		ı	ı	1	
UVLOR	Under Voltage Lockout Vcc rising	I _F =10mA,	11	12.5	13.5	V
UVLO _F	Under Voltage Lockout Vcc falling	I _F =10mA	10	11.5	12.5	V
UVLO _{HYS}	Under Voltage Lockout Hysteresis			1.0		V



SWITCHING CHARACTERISTICS (AC)

 $V_{CC} = 15V$ and $T_A = 25^{\circ}C$ unless otherwise specified. All min and max specifications are at $T_A = -40^{\circ}C$ to $125^{\circ}C$

Symbol	Parameter	Condition	Min	Тур	Max	Unit
t _{PLH}	Propagation delay, Low to High			80	120	ns
tpHL	Propagation delay, High to Low	C _{LOAD} =1nF, f _{sw} =20kHz,		80	120	ns
tr	Turn on rise time	(50% Duty Cycle),		8		ns
t _f	Turn off fall time			6		ns
t _{PWD}	Pulse Width Distortion				35	ns
t _{PDD}	Propagation Delay Difference Between Any Two Parts				25	ns
tuvlo_rec	UVLO Recovery Delay	V _{CC} Rising from 0V to 15V		22	30	us
CMTI _H	Output High Level Common Mode Transient Immunity	I _F =10mA, V _{CM} =1000V, V _{CC} =15V, T _A =25°C	150	200		kV/us
CMTI∟	Output Low Level Common Mode Transient Immunity	V _F =0V, V _{CM} =1000V, V _{CC} =15V, T _A =25°C	150	200		kV/us



PARAMETER MEASUREMENT INFORMATION

Propagation Delay, Rise Time and Fall Time

Figure 3 shows the propagation delay from the input forward current I_F ,to Vout. This figure also shows the circuit used to measure the rise (t_r) and fall (t_f) times and the propagation delays t_{PDLH} and t_{PDHL} .




Figure 3. Propagation Delay, Rise Time and Fall Time

I_{OH} and I_{OL} Testing

Figure 4 shows the circuit used to measure the output drive current I_{OL} and I_{OH} . A load capacitance of 220nF is used at the output. The peak dv/dt of the capacitor voltage is measured in order to determine the peak source and sink currents of the gate driver.




Figure 4. IoH and IoL

CMTI Testing

Figure 5 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1000V. The test is performed with I_F=10mA (V_{OUT}= High) and V_F=0mA (V_{OUT}= Low).




Figure 5. CMTI Test Circuit



FEATURE DESCRIPTION

SLMi350 is a single channel isolated gate driver, with an opto-compatible input stage, that can drive IGBTs and MOSFETs. It has 4A source and 7A sink peak output current capability with maxim output driver supply voltage of 40V. The inputs and the outputs are galvanically isolated. SLMi350 is offered in an industry DIP8/DIP8GW package with >7.0mm creepage and clearance. The reinforced isolation rating is 3750V_{RMS} for 60s. It is pin-to-pin compatible with standard optocoupler isolated gate drivers. While standard optocoupler isolated gate drivers use an LED as the input stage, SLMi350 uses an emulated diode as the input stage which does not use light emission to transmit signals across the isolation barrier. The input stage is isolated from the driver stage by dual, series HV SiO2 capacitors in full differential configuration that not only provides reinforced isolation but also offers the min. common mode transient immunity >150kV/us. The e-diode input stage along with capacitive isolation technology gives SLMi350 several performance advantages over standard optocoupler isolated drivers.

- Since the emulated diode does not use light emission for its operation, the reliability, and aging characteristics of SLMi350 are naturally superior to those of standard optocoupler isolated gate drivers.
- Higher ambient operating temperature range of 125°C, compared to only 105°C for most optocoupler isolated gate drivers.
- The e-diode forward voltage drop has less part-to-part variation and smaller variation across temperature. Hence, the operating point of the input stage is more stable and predictable across different parts and operating temperature.
- Higher common mode transient immunity than optocoupler isolated gate drivers.
- Smaller propagation delay than optocoupler isolated gate drivers.
- Due to superior process controls achievable in capacitive isolation compared to optocoupler isolation, there is less part-to-part skew in the prop delay, making the system design simpler and more robust
- · Smaller pulse width distortion than optocoupler isolated gate drivers

Input Stage

The input stage of SLMi350 is an emulated diode. When the emulated diode is forward biased by applying a positive voltage to the Anode with respect to the Cathode, a forward current, I_F , flows into the e-diode. The forward voltage drop across the e-diode is 2.2V (typ). An external resistor should be used to limit the forward current. The recommended range for the forward current is 7mA to 16mA. When I_F exceeds the input forward threshold current I_{FLH} (2.1mA typ), the V_{OUT} is driver high. If the I_F is lower than I_{FLH} , or the voltage between Anode and Cathode is reverse biased, the V_{OUT} is driven low.

The reverse breakdown voltage of the e-diode is up to 30V. The large reverse breakdown voltage of the e-diode enables SLMi350 to be operated in interlock architecture as shown in Figure 6. The example shows two gate drivers driving a set of IGBTs. The inputs of the gate drivers are connected as shown in Figure 6 and driven by two buffers that are controlled by the MCU. Interlock architecture prevents both the e-diodes from being "ON" at the same time, preventing shoot through in the IGBTs as shown in Figure 7. It also ensures that if both PWM signals are erroneously stuck high (or low) simultaneously, both gate driver outputs will be driven low.





Figure 6. Interlock Architecture





CH1: HS_OUT, CH2: LS_OUT, CH3: HS_PWM, CH4: LS_PWM

Figure 7. Interlock PWM input and output waveform

Under Voltage Lockout (UVLO)

The SLMi350 integrates the UVLO protection on the V_{CC} to prevent an under driven condition on IGBTs and MOSFETs. When V_{CC} is lower than UVLO_R during start up or lower than UVLO_F after start up, the UVLO feature holds the V_{OUT} low, regardless of the input forward current. A hysteresis on the UVLO feature prevents glitch when there is noise from the power supply. When V_{CC} drops below UVLO_F, a recovery delay (t_{UVLO_REC}) occurs on the output when the supply voltage rises above UVLO_R again.

Typical Input Configuration Circuit

The circuit in Figure 8 and Figure 9 show two typical input configuration circuits for SLMi350 to driver IGBT.




Figure 8. Single MOSFET Circuit as Input Drive of SLMi350 to Drive IGBT




Figure 9. Buffer Circuit as Input Drive of SLMi350 to Drive IGBT



Layout

In order to achieve optimum performance for the SLMi350, some suggestions on PCB layout.

Component placement:

- Low ESR and low ESL capacitors must be connected close to the device between the V_{CC} and GND pins to bypass noise and to support high peak currents when turning on the external power transistor.
- To avoid large negative transients on the GND pin connected to the switch node, the parasitic inductances between the source of the top transistor and the source of the bottom transistor must be minimized.

Grounding considerations:


• Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.


High-voltage considerations:


 To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.



PACKAGE CASE OULTLINES







Dimension	MIN	NOM	MAX
Α	3.20	3.40	3.60
A1	0.105	0.315	0.525
b	30.000,0000	1.524 BSC	
b1	0.380	0.475	0.570
С	0.203	0.254	0.330
D	9.00	9.20	9.40
E	6.20	6.40	6.60
E1	9.30	9.55	9.80
E2	7.27	7.52	7.77
е		2.54 BSC	
L	0.450	0.700	0.950

Figure 10. DIP8GW Package Outline Dimensions



REVISION HISTORY

Note: page numbers for previous revisions may differ from page numbers in current version

Page or Item	Subjects (major changes since previous revision)
Rev 1.0 datasheet: 2021-12-30	
Whole document	Initial release

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Gate Drivers category:

Click to view products by Sillumin manufacturer:

Other Similar products are found below:

00028 00053P0231 56956 57.404.7355.5 LT4936 57.904.0755.0 5811-0902 5882900001 00600P0005 00-9050-LRPP 00-9090-RDPP 5951900000 0131700000 00-2240 LTP70N06 LVP640 5J0-1000LG-SIL LY2-US-AC240 LY3-UA-DC24 00576P0020 00600P0010 LZN4-UA-DC12 LZNQ2M-US-DC5 LZNQ2-US-DC12 LZP40N10 00-8196-RDPP 00-8274-RDPP 00-8275-RDNP 00-8609-RDPP 00-8722-RDPP 00-8728-WHPP 00-8869-RDPP 00-9051-RDPP 00-9091-LRPP 00-9291-RDPP 0207100000 0207400000 60100564 60249-1-CUT-TAPE 0134220000 60713816 M15730061 61161-90 61278-0020 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P