

Low Power Clock Generator for Intel[®] Ultra Mobile Platform

Features

- Supports intel's Moorestown and Menlow clocking requirements
- Compliant to Intel[®] CK610
- · Low power push-pull type differential output buffers
- Integrated voltage regulator
- · Integrated resistors on differential clocks
- Differential CPU clocks with selectable frequency
- 100MHz Differential PCIe clocks
- 100MHz LCD Video Clock
- 96MHz Differential DOT clock

- Buffered Reference Clock 14.318MHz
- 14.318 MHz Crystal Input or Clock Input
- Low-voltage frequency select input
- I²C support with readback capabilities
- Triangular Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction
- Industrial Temperature -40°C to 85°C
- 48-pin QFN package

CPU	PCle	DOT96	LCD	REF
x3	х3	x 1	x1	x 1





Pin Definitions

Pin No.	Name	Туре	Description	
1	CPU_STP#	I, SE	3.3V input for CPU_STP# (active low) functionality	
2	CKPWRGD#/PD	I, SE	3.3V LVTTL input (active low)	
3	XOUT	O, SE	3.3V, 14.31818MHz crystal output (When used a clock input, float XOUT)	
4	XIN/CLKIN	I, SE	3.3V, 14.31818MHz crystal input, 3.3V Clock Input.	
5	VDD3.3V	PWR	3.3V power supply for single-ended clock	
6	REF / PCIe_SEL	IO, PD, SE	3.3V, 14.31818MHz output / 1.5V input active high signal latched on CKPWRGD# signal to select PCIe from PLL3 (share with LCD PLL; 100K-ohm internal pull-down)	
7	VSS	GND	Ground	
8	VDD1.5_CORE	PWR	1.5V power supply for core	
9	FSC	I, SE	1.05V Frequency Select C	
10	TEST_MODE	I, SE	3.3V-tolerant input to selects Ref/N or Tri-state when in test mode.0 = Tri-state, 1 = Ref/N	
11	TEST_SEL	I, SE	3.3V-tolerant input to selects TEST_SEL 0 = Normal, 1 = Test Entry	
12	SCLK	I, SE	3.3V SMBus Clock Line	
13	SDATA	I/O, SE	3.3V SMBus Data Line	
14	VDD1.5_CORE	PWR	1.5V power supply for core	
15	VDD1.5_IO	PWR	1.5V power supply for differential outputs	
16	DOT96#	O, DIFF	Fixed complimentary 96MHz clock output	
17	DOT96	O, DIFF	Fixed true 96MHz clock output	
18	VSS	GND	Ground	
19	VSS	GND	Ground	
20	LCD_SSC#	O, DIF	Complementary 100MHz Differential clock	
21	LCD_SSC	O, DIF	True 100MHz Differential clock	
22	VDD1.5_IO	PWR	1.5V power supply for differential outputs	
23	VDD1.5_CORE	PWR	1.5V power supply for core	
24	OE_0#	I, SE	Output enable for PCIe0, (10K-ohm internal pull-up) 0 =enable, 1=disable	
25	VSS	GND	Ground	
26	PCIe0#	O, DIF	Complementary 100MHz Differential clock	
27	PCIe0	O, DIF	True 100MHz Differential clock	
28	OE_1#	I, SE	Output enable for PCIe1, (10K-ohm internal pull-up) 0 =enable, 1=disable	
29	VDD1.5_CORE	PWR	1.5V Power Supply for core	
30	VDD1.5_IO	PWR	1.5V Power Supply for differential output	
31	PCIe1#	O, DIF	Complementary 100MHz Differential clock	
32	PCIe1	O, DIF	True 100MHz Differential clock	
33	VSS	GND	Ground	
34	PCIe2#	O, DIF	Complementary 100MHz Differential clock	
35	PCIe2	O, DIF	True 100MHz Differential clock	
36	OE_2#	I, SE	Output enable for PCle2, (10K-ohm internal pull-up) 0 =enable, 1=disable	
37	FSB	I, SE	1.05V Frequency Select B	
38	CPU0#	O, DIF	Complementary Host Differential clock	
39	CPU0	O, DIF	True Host Differential clock	



Pin Definitions (continued)

Pin No.	Name	Туре	Description
40	VSS	GND	Ground
41	VDD1.5_IO	PWR	1.5V Power Supply for differential output
42	VDD1.5_CORE	PWR	1.5V Power Supply for core
43	CPU1#	O, DIF	Complementary Host Differential clock
44	CPU1	O, DIF	True Host Differential clock
45	VSS_CPU	GND	Ground
46	VDD1.5_IO	PWR	1.5V Power Supply for differential output
47	CPU2#	O, DIF	Complementary Host Differential clock
48	CPU2	O, DIF	True Host Differential clock

Table 1. Frequency Select Pin (FSB and FSC)

FSC	FSB	CPU	PCle	LCD	DOT96	REF
1	0	100 MHz	100 MHz	100 MHz	96 MHz	14.318 MHz
0	0	133 MHz	100 MHz	100 MHz	96 MHz	14.318 MHz
0	1	166 MHz	100 MHz	100 MHz	96 MHz	14.318 MHz
1	1	200 MHz	100 MHz	100 MHz	96 MHz	14.318 MHz

Frequency Select Pin (FSB and FSC)

Apply the appropriate logic levels to FSB and FSC inputs before CKPWRGD assertion to achieve host clock frequency selection. When the clock chip sampled LOW on CKPWRGD and indicates that VTT voltage is stable then FSB and FSC input values are sampled. This process employs a one-shot functionality and once the CKPWRGD sampled a valid LOW, all other FSB, FSC, and CKPWRGD transitions are ignored except in test mode.

Serial Data Interface

Table 2. Command Code Definition

To enhance the flexibility and function of the clock synthesizer, a two-signal serial interface is provided. Through the Serial Data Interface, various device functions, such as individual clock output buffers are individually enabled or disabled. The registers associated with the Serial Data Interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required. The interface cannot be used during system operation for power management functions.

Data Protocol

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code described in *Table 2*.

The block write and block read protocol is outlined in *Table 3* while *Table 4* outlines byte write and byte read protocol. The slave receiver address is 11010010 (D2h).

Bit	Description
7	0 = Block read or block write operation, 1 = Byte read or byte write operation
(6:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits should be '0000000'

Table 3. Block Read and Block Write Protocol

	Block Write Protocol		Block Read Protocol	
Bit	Description	Bit	Description	
1	Start	1	Start	
8:2	Slave address–7 bits	8:2	Slave address–7 bits	
9	Write	9	Write	
10	Acknowledge from slave	10	Acknowledge from slave	
18:11	Command Code–8 bits	18:11	Command Code–8 bits	
19	Acknowledge from slave	19	Acknowledge from slave	



Table 3. Block Read and Block Write Protocol (continued)

	Block Write Protocol		Block Read Protocol		
Bit	Description	Bit	Description		
27:20	Byte Count–8 bits (Skip this step if I ² C_EN bit set)	20	Repeat start		
28	Acknowledge from slave	27:21	Slave address–7 bits		
36:29	Data byte 1–8 bits	28	Read = 1		
37	Acknowledge from slave	29	Acknowledge from slave		
45:38	Data byte 2–8 bits	37:30	Byte Count from slave-8 bits		
46	Acknowledge from slave	38	Acknowledge		
	Data Byte /Slave Acknowledges	46:39	Data byte 1 from slave-8 bits		
	Data Byte N–8 bits	47	Acknowledge		
	Acknowledge from slave	55:48	Data byte 2 from slave-8 bits		
	Stop	56	Acknowledge		
			Data bytes from slave / Acknowledge		
			Data Byte N from slave-8 bits		
			NOT Acknowledge		
			Stop		

Table 4. Byte Read and Byte Write Protocol

	Byte Write Protocol		Byte Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
8:2	Slave address–7 bits	8:2	Slave address-7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
18:11	Command Code–8 bits	18:11	Command Code–8 bits
19	Acknowledge from slave	19	Acknowledge from slave
27:20	Data byte-8 bits	20	Repeated start
28	Acknowledge from slave	27:21	Slave address-7 bits
29	Stop	28	Read
		29	Acknowledge from slave
		37:30	Data from slave-8 bits
		38	NOT Acknowledge
		39	Stop



Control Registers

Byte 0: Control Register 0

Bit	@Pup	Name	Description
7	1	PLL1_EN	PLL1 Enable 0 = Disabled, 1 = Enabled
6	1	PLL2_EN	PLL2 Enable 0 = Disabled, 1 = Enabled
5	1	PLL3_EN	PLL3 Enable 0 = Disabled, 1 = Enabled
4	0	RESERVED	RESERVED
3	1	CPU_DIV	CPU Output Divider Enable 0 = Disabled, 1 = Enabled
2	1	PCIe_DIV	PCIe Output Divider Enable 0 = Disabled, 1 = Enabled
1	1	LCD_DIV	LCD Output Divider Enable 0 = Disabled, 1 = Enabled
0	1	DOT96_DIV	DOT96 Output Divider Enable 0 = Disabled, 1 = Enabled

Byte 1: Control Register 1

Bit	@Pup	Name	Description
7	1	PLL1_Spread _EN	PLL1 Spread Enable 0 = Disabled, 1 = Enabled
6	1	PLL3_Spread _EN	PLL3 Spread Enable 0 = Disabled, 1 = Enabled
5	0	PLL3_CFB2	PLL3 Spread Spectrum Select
4	0	PLL3_CFB1	PLL3_CFB[2:0]
3	0	PLL3_CFB0	$\begin{array}{l} 000 = -\%0.5 \ (\text{Down Spread}) - \text{Default} \\ 001 = -\%1.0, \ \text{DS} \\ 010 = -\%1.5, \ \text{DS} \\ 011 = -\% \ 2.0, \ \text{DS} \\ 100 = \% \ \underline{+}0.30 \ (\text{Center Spread}) \\ 101 = \% \ \underline{+}0.50, \ \text{CS} \\ 110 = \% \ \underline{+}1.00, \ \text{CS} \\ 111 = \% \ \underline{+}1.25, \ \text{CS} \end{array}$
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED

Byte 2: Control Register 2

Bit	@Pup	Name	Description
7	1	CPU0_OE	Output enable for CPU0 0 = Output Disabled, 1 = Output Enabled
6	1	CPU1_OE	Output enable for CPU1 0 = Output Disabled, 1 = Output Enabled
5	1	CPU2_OE	Output enable for CPU2 0 = Output Disabled, 1 = Output Enabled
4	1	PCIe0_OE	Output enable for PCIe0 0 = Output Disabled, 1 = Output Enabled
3	1	PCIe1_OE	Output enable for PCIe1 0 = Output Disabled, 1 = Output Enabled



Byte 2: Control Register 2 (continued)

Bit	@Pup	Name	Description
2	1	PCle2_OE	Output enable for SCR2 0 = Output Disabled, 1 = Output Enabled
1	1	DOT96_OE	Output enable for DOT96 0 = Output Disabled, 1 = Output Enabled
0	1	LCD_OE	Output enable for LCD 0 = Output Disabled, 1 = Output Enabled

Byte 3: Control Register 3

Bit	@Pup	Name	Description
7	1	RESERVED	RESERVED
6	1	RESERVED	RESERVED
5	1	REF_OE	Output enable for REF 0 = Output Disabled, 1 = Output Enabled
4	1	REF_Bit1	REF Slew Rate Control Bit2(see Byte 16 Bit [7:6] for Slew Rate REF_Bit0 & REF_Bit2) 0 = 1 load, 1 = 2 loads
3	0	RESERVED	RESERVED
2	0	CPU0_STP#	CPU0 CPU_STP# Control 0 = Free Running, 1 = Stopped with CPU_STP#
1	0	CPU1_STP#	CPU1 CPU_STP# Control 0 = Free Running, 1 = Stopped with CPU_STP#
0	0	CPU2_STP#	CPU2 CPU_STP# Control 0 = Free Running, 1 = Stopped with CPU_STP#

Byte 4: Control Register 4

Bit	@Pup	Name	Description
7	HW	PLL1 M DIV 7	This is a read only register of the multiplier used for PLL1 M Divider
6	HW	PLL1 M DIV 6	HW= Read Only
5	HW	PLL1 M DIV 5	
4	HW	PLL1 M DIV 4	
3	HW	PLL1 M DIV 3	
2	HW	PLL1 M DIV 2	
1	HW	PLL1 M DIV 1	
0	HW	PLL1 M DIV 0	

Byte 5: Control Register 5

Bit	@Pup	Name	Description
7	HW	PLL1 N DIV 7	This is a read only register of the multiplier used for PLL1 N Divider
6	HW	PLL1 N DIV 6	HW= Read Only
5	HW	PLL1 N DIV 5	
4	HW	PLL1 N DIV 4	
3	HW	PLL1 N DIV 3	
2	HW	PLL1 N DIV 2	
1	HW	PLL1 N DIV 1	
0	HW	PLL1 N DIV 0	



Byte 6: Control Register 6

Bit	@Pup	Name	Description
7	HW	PLL2 N DIV 8	This is a read only register of the multiplier used for PLL2 M and N Dividers
6	HW	PLL2 N DIV 9	HW= Read Only
5	HW	PLL2 M DIV 5	
4	HW	PLL2 M DIV 4	
3	HW	PLL2 M DIV 3	
2	HW	PLL2 M DIV 2	
1	HW	PLL2 M DIV 1	
0	HW	PLL2 M DIV 0	

Byte 7: Control Register 7

Bit	@Pup	Name	Description
7	HW	PLL2 N DIV 7	This is a read only register of the multiplier used for PLL2 N Divider
6	HW	PLL2 N DIV 6	HW= Read Only
5	HW	PLL2 N DIV 5	
4	HW	PLL2 N DIV 4	
3	HW	PLL2 N DIV 3	
2	HW	PLL2 N DIV 2	
1	HW	PLL2 N DIV 1	
0	HW	PLL2 N DIV 0	

Byte 8: Control Register 8

Bit	@Pup	Name	Description
7	HW	PLL3 M DIV 7	This is a read only register of the multiplier used for PLL3 M Divider
6	HW	PLL3 M DIV 6	HW= Read Only
5	HW	PLL3 M DIV 5	
4	HW	PLL3 M DIV 4	
3	HW	PLL3 M DIV 3	
2	HW	PLL3 M DIV 2	
1	HW	PLL3 M DIV 1	
0	HW	PLL3 M DIV 0	

Byte 9: Control Register 9

Bit	@Pup	Name	Description
7	HW	PLL3 N DIV 7	This is a read only register of the multiplier used for PLL3 N Divider
6	HW	PLL3 N DIV 6	HW= Read Only
5	HW	PLL3 N DIV 5	
4	HW	PLL3 N DIV 4	
3	HW	PLL3 N DIV 3	
2	HW	PLL3 N DIV 2	
1	HW	PLL3 N DIV 1	
0	HW	PLL3 N DIV 0	



Byte 10: Control Register 10

Bit	@Pup	Name	Description
7	HW	FSB	FSB status bit, CPU Frequency Select Bit, read only
6	HW	FSC	FSC status bit, CPU Frequency Select Bit, read only
5	HW	OE#_0	OE#_0 status bit, PCIe0 enable status, read only 0 = PCIe0 disabled, 1 = PCIe0 enabled
4	HW	OE#_1	OE#_0 status bit, PCIe1 enable status, read only 0 = PCIe1 disabled, 1 = PCIe1 enabled
3	HW	OE#_2	OE#_0 status bit, PCIe2 enable status, read only 0 = PCIe2 disabled, 1 = PCIe2 enabled
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED

Byte 11: Control Register 11

Bit	@Pup	Name	Description
7	1	Vendor ID bit 3	Vendor ID Bit 3
6	0	Vendor ID bit 2	Vendor ID Bit 2
5	0	Vendor ID bit 1	Vendor ID Bit 1
4	0	Vendor ID bit 0	Vendor ID Bit 0
3	0	Rev Code Bit 3	Revision Code Bit 3
2	0	Rev Code Bit 2	Revision Code Bit 2
1	0	Rev Code Bit 1	Revision Code Bit 1
0	1	Rev Code Bit 0	Revision Code Bit 0

Byte 12: Byte Count 12

Bit	@Pup	Name	Description
7	1	Device_ID3	0000 = Reserved
6	0	Device_ID2	0001 = Reserved 0010 = Reserved
5	1	Device_ID1	0011 = Reserved
4	0	Device_ID0	0100 = Reserved 0101 = Reserved 0110 = Reserved 0111 = Reserved 1000 = Reserved 1001 = Reserved 1010 = CK610 Yellow Cover Device, 48-pin QFN 1011 = Reserved 1100 = Reserved 1101 = Reserved 1101 = Reserved 1110 = Reserved 1111 = Reserved
7	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED



Byte 13: Control Register 13

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
3	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED

Byte 14: Control Register 14

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	RESERVED	RESERVED
4	0	RESERVED	RESERVED
7	0	RESERVED	RESERVED
2	0	RESERVED	RESERVED
1	0	RESERVED	RESERVED
0	0	RESERVED	RESERVED

Byte 15: Control Register 15

Bit	@Pup	Name	Description
7	0	BC7	Byte count 7
6	0	BC6	Byte count 6
5	0	BC5	Byte count 5
4	1	BC4	Byte count 4
3	0	BC3	Byte count 3
2	1	BC2	Byte count 2
1	1	BC1	Byte count 1
0	0	BC0	Byte count 0

Byte 16: Control Register 16

Bit	@Pup	Name	Description					
7	0	REF_Bit2	REF Slew Rate Control Bit2 & Bit0 (see Byte 3 Bit 4 for Slew Rate REF_Bit1)					
6	1	REF_Bit0	Mode	Bit2	Bit1	Bit0	Buffer Strength	
				1	1	1	Strong	
				1	1	0		
				1	0	1		
				1	0	0		
			Default	0	1	1		
				0	1	0	1	
				0	0	1	1 1	
				0	0	0	Weak	
5:0	0	RESERVED			R	ESERVE	D	



Byte 17: Control Register 17

Bit	@Pup	Name	Description
7	0	PLL1_DAF_N7	If Prog_PLL1_EN is set, the values programmed in PLL1_DAF_N[7:0] and
6	0	PLL1_DAF_N6	PLL1_DAF_M[7:0] are used to determine the PLL1 output frequency.
5	0	PLL1_DAF_N5	
4	0	PLL1_DAF_N4	
7	0	PLL1_DAF_N3	
2	0	PLL1_DAF_N2	
1	0	PLL1_DAF_N1	
0	0	PLL1_DAF_N0	

Byte 18: Control Register 18

Bit	@Pup	Name	Description
7	0	PLL1_DAF_M7	If Prog_PLL1_EN is set, the values programmed in PLL1_DAF_N[7:0] and
6	0	PLL1_DAF_M6	PLL1_DAF_M[7:0] are used to determine the PLL1 output frequency.
5	0	PLL1_DAF_M5	
4	0	PLL1_DAF_M4	
7	0	PLL1_DAF_M3	
2	0	PLL1_DAF_M2	
1	0	PLL1_DAF_M1	
0	0	PLL1_DAF_M0	

Byte 19: Control Register 19

Bit	@Pup	Name	Description
7	0	RESERVED	RESERVED
6	0	RESERVED	RESERVED
5	0	Prog_PLL1_EN	Programmable PLL1 frequency enable 0 = Disabled, 1= Enabled
4	0	Prog_PLL3_EN	Programmable PLL3 frequency enable 0 = Disabled, 1= Enabled
3	0	CPU_OEB_DRIVE _Mode	Controls CPU Output Drive States 1 = OUT=LOW and OUT#=LOW 0= OUT=HIGH and OUT#=LOW
2	0	PCIe_OEB_DRIVE _Mode	Controls PCIe Output Drive States 1 = OUT=LOW and OUT#=LOW 0= OUT=HIGH and OUT#=LOW
1	0	LVDS_OEB_DRIVE _Mode	Controls LVDS Output Drive States 1 = OUT=LOW and OUT#=LOW 0= OUT=HIGH and OUT#=LOW
0	0	DOT_OEB_DRIVE _Mode	Controls DOT Output Drive States 1 = OUT=LOW and OUT#=LOW 0= OUT=HIGH and OUT#=LOW



Byte 20: Control Register 20

Bit	@Pup	Name	Description
7	0	PLL3_DAF_N7	If Prog_PLL3_EN is set, the values programmed in PLL3_DAF_N[7:0] and
6	0	PLL3_DAF_N6	PLL3_DAF_M[7:0] are used to determine the PLL3 output frequency.
5	0	PLL3_DAF_N5	
4	0	PLL3_DAF_N4	
7	0	PLL3_DAF_N3	
2	0	PLL3_DAF_N2	
1	0	PLL3_DAF_N1	
0	0	PLL3_DAF_N0	

Byte 21: Control Register 21

Bit	@Pup	Name	Description
7	0	PLL3_DAF_M7	If Prog_PLL3_EN is set, the values programmed in PLL3_DAF_N[7:0] and
6	0	PLL3_DAF_M6	PLL3_DAF_M[7:0] are used to determine the PLL3 output frequency.
5	0	PLL3_DAF_M5	
4	0	PLL3_DAF_M4	
7	0	PLL3_DAF_M3	
2	0	PLL3_DAF_M2	
1	0	PLL3_DAF_M1	
0	0	PLL3_DAF_M0	

CKPWRGD#/PD (Power down) Clarification

The CKPWRGD#/PD pin is a dual-function pin. During initial power up, the pin functions as CKPWRGD#. Once CKPWRGD# has been sampled HIGH by the clock chip, the pin assumes PD functionality. The PD pin is an asynchronous active HIGH input used to shut off all clocks cleanly before shutting off power to the device. This signal is synchronized internally to the device before powering down the clock synthesizer. PD is also an asynchronous input for powering up the system. When PD is asserted HIGH, clocks are driven to a LOW value and held before turning off the VCOs and the crystal oscillator.

CKPWRGD#/PD (Power down) Assertion

When PD is sampled HIGH by two consecutive rising edges of CPUC, all single-ended outputs will be held HIGH on their next HIGH-to-LOW transition and differential clocks must held HIGH. When PD mode is desired as the initial power on state, PD must be asserted HIGH in less than 10 μs after asserting CKPWRGD.

CKPWRGD#/PD (Power Down) Deassertion

The power up latency is less than 1.8 ms. This is the time from the deassertion of the PD pin or the ramping of the power supply until the time that stable clocks are generated from the clock chip. All differential outputs stopped in a three-state condition, resulting from power down are driven high in less than 300 μ s of PD deassertion to a voltage greater than 200 mV. After the clock chip's internal PLL is powered up and locked, all outputs are enabled within a few clock cycles of each clock. *Figure 2* is an example showing the relationship of clocks coming up.





Figure 1. Power down Assertion Timing Waveform



Figure 2. Power down Deassertion Timing Waveform





Figure 3. CKPWRGD# Timing Diagram



CPU_STP# Assertion

The CPU_STP# signal is an active LOW input used for synchronous stopping and starting the CPU output clocks while the rest of the clock generator continues to function. When the CPU_STP# pin is asserted, all CPU outputs that are set with the SMBus configuration to be stoppable are stopped within two to six CPU clock periods after sampled by two rising edges of the internal CPUC clock. The final states of the stopped CPU signals are CPUT = HIGH and CPUC = LOW.

CPU_STP# Deassertion

The deassertion of the CPU_STP# signal causes all stopped CPU outputs to resume normal operation in a synchronous manner. No short or stretched clock pulses are produced when the clock resumes. The maximum latency from the deassertion to active outputs is no more than two CPU clock cycles.



Figure 4. CPU_STP# Assertion Waveform



Figure 5. CPU_STP# Deassertion Waveform

Table 1. Output Driver Status during PCI	_STPPCI_STP# and CPU_STP#
------------------------------------------	---------------------------

		CPU_STP# Asserted	SMBus Disabled	OE# Pins Disabled	
Single-ended Clocks	Stoppable	Running			
	Non stoppable	Running	Driven low	Driven low	
Differential Clocks	Stoppable	Clock driven high		Clock driven high*	
		Clock# driven low	Driven Low	Clock# driven low*	
	Non stoppable	Running]		

Note: *Differential clocks output state can be configured through Byte 19 bits 3:.0



Absolute Maximum Conditions

Parameter	Description	Condition	Min.	Max.	Unit
3.3V_V _{DD}	3.3V Supply Voltage	Functional	-0.5	4.6	V
1.5V_V _{DD_CORE}	1.5V Supply Voltage	Functional	-0.5	2.1	V
1.5V_V _{DD_IO}	DIFF I/O Supply Voltage	Functional	-0.5	2.1	V
V _{IN}	Input Voltage	Relative to V _{SS}	-0.5	4.6	V _{DC}
Τ _S	Temperature, Storage	Non-functional	-65	150	°C
T _A	Commercial Temperature, Operating Ambient	Functional	0	85	°C
	Industrial Temperature, Operating Ambient	_	-40	+85	°C
TJ	Temperature, Junction	Functional	_	150	°C
Ø _{JC}	Dissipation, Junction to Case	JEDEC (JESD 51)	_	20	°C/W
Ø _{JA}	Dissipation, Junction to Ambient	JEDEC (JESD 51)	-	60	°C/W
ESD _{HBM}	ESD Protection (Human Body Model)	JEDEC (JESD 22-A114)	2000	_	V
UL-94	Flammability Rating	UL (CLASS)	V-	-0	

Multiple Supplies: The Voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.

DC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
1.5V_V _{DD_CORE}	1.5V Operating Voltage	1.5V ± 5%	1.425	1.575	V
1.5V_V _{DD_IO}	1.5V Differential I/O Supply Voltage	1.5V ± 5%	1.425	1.575	V
3.3V_V _{DD}	3.3V Operating Voltage	3.3 ± 5%	3.135	3.465	V
3.3V_V _{IH}	3.3V Input High Voltage (SE)	3.3V_V _{DD}	2	3.3V_CORE+ 0.3	V
3.3V_V _{IL}	3.3V Input Low Voltage (SE)		$V_{SS} - 0.3$	0.8	V
V _{IHI2C}	Input High Voltage	SDATA, SCLK	2.2	_	V
V _{ILI2C}	Input Low Voltage	SDATA, SCLK	-	1.0	V
V _{IH_FS}	FS_[C,B] Input High Voltage	1.05V_CORE	0.9	1.5V_CORE + 0.3	V
V _{IL_FS}	FS_[C,B] Input Low Voltage		GND-0.3	0.25	V
V _{IH}	OE# Input High Voltage	1.5V_CORE	1.2	1.5V_CORE + 0.3	V
V _{IL}	OE# Input Low Voltage		GND-0.3	0.3	V
V _{IH}	PCIe_SEL Input High Voltage	3.3V_CORE	2.0	VDD+0.3	V
V _{IL}	PCIe_SEL Input Low Voltage		GND-0.3	0.8	V
IIH	Input High Leakage Current	Except internal pull-down resistors, $0 < V_{IN} < V_{DD}$	-	5	μA
IIL	Input Low Leakage Current	Except internal pull-up resistors, 0 < V _{IN} < V _{DD}	-5	_	μA
V _{OH}	3.3V Output High Voltage (SE)	I _{OH} = -1 mA	2.4	_	V
V _{OL}	3.3V Output Low Voltage (SE)	I _{OL} = 1 mA	-	0.4	V
V _{DD IO}	Low Voltage IO Supply Voltage		0.72	0.88	
I _{OZ}	High-impedance Output Current		-10	10	μA
C _{IN}	Input Pin Capacitance		1.5	5	pF



DC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
C _{OUT}	Output Pin Capacitance			6	pF
L _{IN}	Pin Inductance		_	7	nH
V _{XIH}	Xin High Voltage		0.7V _{DD}	V _{DD}	V
V _{XIL}	Xin Low Voltage		0	0.3V _{DD}	V
Power	Power Consumption		-	100	mW

AC Electrical Specifications

Parameter	Description	Condition	Min.	Max.	Unit
Crystal	•	•			
T _{DC}	XIN Duty Cycle	The device operates reliably with input duty cycles up to 30/70 but the REF clock duty cycle will not be within specification	47.5	52.5	%
T _{PERIOD}	XIN Period	When XIN is driven from an external clock source	69.841	71.0	ns
T _R /T _F	XIN Rise and Fall Times	Measured between $0.3V_{DD}$ and $0.7V_{DD}$	-	10.0	ns
T _{CCJ}	XIN Cycle to Cycle Jitter	As an average over 1-µs duration	-	500	ps
L _{ACC}	Long-term Accuracy	Measured at VDD/2 differential	-	250	ppm
Clock Input	•	•			
T _{DC}	CLKIN Duty Cycle	Measured at VDD/2	47	53	%
T _R /T _F	CLKIN Rise and Fall Times	Measured between $0.2V_{DD}$ and $0.8V_{DD}$	0.5	4.0	V/ns
T _{CCJ}	CLKIN Cycle to Cycle Jitter	Measured at VDD/2	-	250	ps
T _{LTJ}	CLKIN Long Term Jitter	Measured at VDD/2	-	350	ps
V _{IL}	Input Low Voltage	XIN / CLKIN pin	-	0.8	V
V _{IH}	Input High Voltage	XIN / CLKIN pin	2	VDD+0.3	V
IIL	Input LowCurrent	XIN / CLKIN pin, 0 < VIN <0.8	-	20	uA
I _{IH}	Input HighCurrent	XIN / CLKIN pin, VIN = VDD	-	35	uA
CPU at 0.7V					
T _{DC}	CPU Clock Duty Cycle	Measured at 0V differential at 0.1s	45	55	%
T _{PERIOD}	100 MHz CPU Clock Period	Measured at 0V differential at 0.1s	9.997001	10.00300	ns
T _{PERIOD}	133 MHz CPU Clock Period	Measured at 0V differential at 0.1s	7.497751	7.587251	ns
T _{PERIOD}	166 MHz CPU Clock Period	Measured at 0V differential at 0.1s	5.998201	6.001801	ns
T _{PERIOD}	200 MHz CPU Clock Period	Measured at 0V differential at0.1s	4.99950	5.00050	ns
T _{PERIODSS}	100 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	9.997001	10.05327	ns
T _{PERIODSS}	133 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	7.412751	7.624950	ns
T _{PERIODSS}	166 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	5.998201	6.031960	ns
T _{PERIODSS}	200 MHz CPU Clock Period, SSC	Measured at 0V differential at 0.1s	5.01203	5.01303	ns
T _{PERIODAbs}	100 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	9.912001	10.08800	ns
T _{PERIODAbs}	133 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	7.412751	7.587251	ns
T _{PERIODAbs}	166 MHz CPU Clock Absolute period	Measured at 0V differential at1 clock	5.913201	6.086801	ns
T _{PERIODAbs}	200 MHz CPU Clock Absolute period	Measured at 0V differential at 1 clock	4.91450	5.08550	ns
T _{PERIODSSAbs}	100 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at1 clock	9.912001	10.13827	ns
T _{PERIODSSAbs}	133 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	7.412751	7.624950	ns



AC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
T _{PERIODSSAbs}	166 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	5.913201	6.116960	ns
T _{PERIODSSAbs}	200 MHz CPU Clock Absolute period, SSC	Measured at 0V differential at 1 clock	4.91453	5.11060	ns
T _{CCJ}	CPUT/C Cycle to Cycle Jitter	Measured at 0V differential	-	85	ps
L _{ACC_non-SSC}	Long-term Accuracy	Measured at 0V differential	-	300	ppm
L _{ACC_SSC}	Long-term Accuracy	Measured at 0V differential	-	2800	ppm
T _{SKEW}	Pin-to-pin Skew	Measured at 0V differential	_	100	ps
T _R / T _F	CPU Clock Rise and Fall Time	Measured differentially from ±150 mV	0.6	4	V/ns
T _{RFM}	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
V _{abs}	Absolute Min and Max V _{SWING}	Measured single-endedly	-0.3	1.15V	V
V _{OX}	Crossing Point Voltage at 0.7V Swing	Measured single-endedly	300	550	mV
Vox_variation	Crossing Point Variation	Measured single-endedly		140	mV
Vovs	Maximum Voltage (Overshoot)	Measured single-endedly		Vніgн + 0.3V	V
Vuds	Maximum Voltage (Undershoot)	Measured single-endedly	0.3		V
V _{RB}	Ring back voltage	Measured single-endedly	-100	100	mV
T _{STABLE}	Time before V _{RB}	Measured single-endedly	500		ps
PCIe at 0.7V				L	<u> </u>
T _{DC}	PCIe Clock Duty Cycle	Measured at 0V differential	45	55	%
T _{PERIOD}	100 MHz PCIe Clock Period	Measured at 0V differential at 0.1s	9.997001	10.0030	ns
T _{PERIODSS}	100 MHz PCIe Clock Period, SSC	Measured at 0V differential at 0.1s	9.997001	10.05327	ns
T _{PERIODAbs}	100 MHz PCIe Clock Absolute Period	Measured at 0V differential at 1 clock	9.912001	10.08800	ns
TPERIODSSAbs	100 MHz PCIePCIe Clock Absolute Period, SSC	Measured at 0V differential at 1 clock	9.912001	10.13827	ns
T _{CCJ}	PCIe Clock Cycle to Cycle Jitter	Measured at 0V differential	_	125	ps
L _{ACC_non-SSC}	Long-term Accuracy	Measured at 0V differential	_	300	ppm
L _{ACC_SSC}	Long-term Accuracy	Measured at 0V differential	_	2800	ppm
T _{SKEW}	Pin-to-pin Skew	Measured at 0V differential	_	100	ps
T _R / T _F	PCIe Clock Rise and Fall Time	Measured differentially from ±150 mV	0.6	4	V/ns
T _{RFM}	Rise/Fall Matching	Measured single-endedly from ±75 mV	_	20	%
V _{abs}	Absolute Min and Max V _{SWING}	Measured single-endedly	-0.3	1.15V	V
V _{OX}	Crossing Point Voltage at 0.7V Swing	Measured single-endedly	300	550	mV
Vox_variation	Crossing Point Variation	Measured single-endedly		140	mV
Vovs	Maximum Voltage (Overshoot)	Measured single-endedly		VHIGH+ 0.3V	V
Vuds	Maximum Voltage (Undershoot)	Measured single-endedly	0.3		V
V _{RB}	Ring back voltage	Measured single-endedly	-100	100	mV
T _{STABLE}	Time before V _{RB}	Measured single-endedly	500		ps
DOT96 at 0.7V			I	I	· ·
T _{DC}	DOT96 Clock Duty Cycle	Measured at 0V differential	45	55	%
T _{PERIOD}	DOT96 Clock Period	Measured at 0V differential at 0.1s	10.41354	10.41979	ns
	DOT96 Clock Absolute Period	Measured at 0V differential at 0.1s	10.16354	10.66979	ns
TPERIODANA					
T _{PERIODAbs} T _{CCJ}	DOT96 Clock Cycle to Cycle Jitter	Measured at 0V differential at 1 clock	_	250	ps



AC Electrical Specifications (continued)

Parameter	Description	Condition	Min.	Max.	Unit
T _{SKEW}	Pin-to-pin Skew	Measured at 0V differential	_	100	ps
T _R / T _F	DOT96 Clock Rise and Fall Time	Measured differentially from ±150 mV	0.6	4	V/ns
T _{RFM}	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
V _{abs}	Absolute Min and Max V _{SWING}	Measured single-endedly	-0.3	1.15V	V
V _{OX}	Crossing Point Voltage at 0.7V Swing	Measured single-endedly	300	550	mV
Vox_variation	Crossing Point Variation	Measured single-endedly		140	mV
Vovs	Maximum Voltage (Overshoot)	Measured single-endedly		Vнigн+ 0.3V	V
Vuds	Maximum Voltage (Undershoot)	Measured single-endedly	0.3		V
V _{RB}	Ring back voltage	Measured single-endedly	-100	100	mV
T _{STABLE}	Time before V _{RB}	Measured single-endedly	500		ps
LCD_100_SS	C at 0.7V		•		
T _{DC}	SSC Clock Duty Cycle	Measured at 0V differential	45	55	%
T _{PERIOD}	100 MHz SSC Clock Period	Measured at 0V differential at 0.1s	9.997001	10.0030	ns
T _{PERIODSS}	100 MHz SSC Clock Period, SSC	Measured at 0V differential at 0.1s	9.997001	10.05327	ns
T _{PERIODAbs}	100 MHz SSC Clock Absolute Period	Measured at 0V differential at 1 clock	9.912001	10.08800	ns
T _{PERIODSSAbs}	100 MHz SSC Clock Absolute Period, SSC	Measured at 0V differential at 1 clock	9.912001	10.13827	ns
T _{CCJ}	SSC Clock Cycle to Cycle Jitter	Measured at 0V differential	_	250	ps
L _{ACC}	SSC Clock Long Term Accuracy	Measured at 0V differential	-	300	ppm
T _{SKEW}	Pin-to-pin Skew	Measured at 0V differential	-	100	ps
T _R / T _F	SSC Clock Rise and Fall Time	Measured differentially from ±150 mV	0.6	4	V/ns
T _{RFM}	Rise/Fall Matching	Measured single-endedly from ±75 mV	-	20	%
V _{abs}	Absolute Min and Max V _{SWING}	Measured single-endedly	-0.3	1.15V	V
V _{OX}	Crossing Point Voltage at 0.7V Swing	Measured single-endedly	300	550	mV
Vox_variation	Crossing Point Variation	Measured single-endedly		140	mV
Vovs	Maximum Voltage (Overshoot)	Measured single-endedly		Vнigн+ 0.3V	V
Vuds	Maximum Voltage (Undershoot)	Measured single-endedly	0.3		V
V _{RB}	Ring back voltage	Measured single-endedly	-100	100	mV
T _{STABLE}	Time before V _{RB}	Measured single-endedly	500		ps
REF					
T _{DC}	REF Duty Cycle	Measurement at 1.5V	45	55	%
T _{PERIOD}	REF Period	Measurement at 1.5V	69.82033	69.86224	ns
T _{PERIODAbs}	REF Absolute Period	Measurement at 1.5V	68.82033	70.86224	ns
T _R / T _F	REF Rising and Falling Edge Rate	Measured between 0.8V and 2.0V	1.0	4.0	V/ns
T _{SKEW}	REF Clock to REF Clock	Measurement at 1.5V	-	500	ps
T _{CCJ}	REF Cycle to Cycle Jitter	Measurement at 1.5V	-	1000	ps
T _{HIGH/LOSW}	Clock High /Low Time	Measured single-endedly	32	39	
L _{ACC}	Long Term Accuracy	Measurement at 1.5V	-	95	ppm
ENABLE/DISA	BLE and SET-UP				
T _{STABLE}	Clock Stabilization from Power-up		-	1.8	ms
T _{SS}	Stopclock Set-up Time		10.0	-	ns
					*

1



Test and Measurement Set-up

For Single-ended Reference Clock

The following diagram shows the load configurations for the single-ended REF output signals.



Figure 6. Single-ended REF Load Configuration



Figure 7. Single-ended Output Signals (for AC Parameters Measurement)

For CPU, PCIe, and DOT96 Signals and Reference

This diagram shows the test load configuration for the differential CPU and PCIe outputs



Figure 8. 0.7V Differential Load Configuration





Figure 9. Differential Measurement for Differential Output Signals (for AC Parameters Measurement)



Figure 10. Single-ended Measurement for Differential Output Signals (for AC Parameters Measurement)



Ordering Information

Part Number	Package Type	Product Flow	
Lead-free			
SL28610BLC	48-pin QFN	Commerial, 0° to 85°C	
SL28610BLI	48-pin QFN	Industrial, -40° to 85°C	

This device is Pb free and RoHS compliant.





Package Diagrams

48-Lead QFN 6 x 6mm LF48A



SYMBOL	COMMON DIMENSIONS				
STMBUL	MIN	NDM	MAX		
A	0,70	0.75	0.80		
A2	0.20 REF.				
b	0.15	0.20	0,25		
D	5,90	6.00	6.10		
D2	4,25	4.40	4.55		
E	5.90	6.00	6.10		
E2	4.25	4.40	4.55		
e	0.40 BSC.				
k	0.36				
L	0.30	0,40	0.50		



NITES)	
1.ALL DIMENSIONS ARE IN MILLIMETERS.	
2.DIMENSIONAL TOLERANCE UNLESS OTHERWISE SPECIFIED ±0.	10.
3. THE SURFACE OF THE PACKAGE SHALL BE RZ 4-8 4 m.	
4.PROTRUSIONS AT PKG.OUTLINE SHALL NOT EXCEED 0.10.	



Document History Page

REV.	ECR#	Issue Date	Orig. of Change	Description of Change	
1.0		09/15/08	JMA	New Datasheet	
1.1		10/12/09	JMA	 Renamed PWRGD# to CKPWRGD# Updated block diagram to show differential outputs Updated miscellaneous text contents 	
AA	1633	05/27/10	JMA	 Updated to be ISO compliant Added Clock input feature Updated MIL-STD to JEDEC 	
AA	1801	09/23/10	TRP	 Updates VIL_FS Updated miscellaneous text and format contents Removed crystal recommendations 	
AA	1801	10/1/10	TRP	 Added clock feature Updated block diagram Updated SRC clock as PCIe 	

The information in this document is believed to be accurate in all respects at the time of publication but is subject to change without notice. Silicon Laboratories assumes no responsibility for errors and omissions, and disclaims responsibility for any consequences resulting from the use of information included herein. Additionally, Silicon Laboratories assumes no responsibility for the functioning of undescribed features or parameters. Silicon Laboratories reserves the right to make changes without further notice. Silicon Laboratories makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Silicon Laboratories assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. Silicon Laboratories products are not designed, intended, or authorized for use in applications intended to support or sustain life, or for any other application in which the failure of the Silicon Laboratories product could create a situation where personal injury or death may occur. Should Buyer purchase or use Silicon Laboratories products for any such unintended or unauthorized application, Buyer shall indemnify and hold Silicon Laboratories harmless against all claims and damages.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Generators & Support Products category:

Click to view products by Silicon Labs manufacturer:

Other Similar products are found below :

CV183-2TPAG 950810CGLF 9DBV0741AKILF 9VRS4420DKLF CY25404ZXI226 CY25422SXI-004 MPC9893AE NB3H5150-01MNTXG PL602-20-K52TC ICS557GI-03LF PI6LC48P0101LIE 82P33814ANLG 840021AGLF ZL30244LFG7 PI6LC48C21LE ZL30245LFG7 PI6LC48P0405LIE PI6LC48P03LE MAX24505EXG+ 5L1503L-000NVGI8 ZL30156GGG2 ZL30673LFG7 MAX24188ETK2 ZL30152GGG2 5L1503-000NVGI8 PI6C557-01BZHIEX PI6LC48C21LIE CY2542QC002 5P35023-106NLGI 5X1503L-000NLGI8 ZL30121GGG2V2 ZL30282LDG1 ZL30102QDG1 ZL30159GGG2 DS1070K ZL30145GGG2 ZL30312GKG2 MAX24405EXG2 ZL30237GGG2 SY100EL34LZG 9FGV1002BQ506LTGI AD9518-4ABCPZ MX852BB0030 PI6LC4840ZHE AD9516-0BCPZ-REEL7 AD9574BCPZ-REEL7 PL602-21TC-R ZL30105QDG1 ZL30100QDG1 ZL30142GGG2