# SKYWORKS<sup>®</sup>

# DUAL FREQUENCY VOLTAGE-CONTROLLED CRYSTAL OSCILLATOR (VCXO) 10 MHz TO 1.4 GHz

### **Features**

- Available with any-rate output frequencies from 10–945 MHz and selected frequencies to 1.4 GHz
- Two selectable output frequencies
- 3rd generation DSPLL<sup>®</sup> with superior jitter performance
- 3x better frequency stability than SAW-based oscillators

### Applications

- SONET/SDH
- xDSL
- 10 GbE LAN/WAN

#### Description

The Si552 dual-frequency VCXO utilizes Skyworks Solutions' advanced DSPLL<sup>®</sup> circuitry to provide a very low jitter clock for all output frequencies. The Si552 is available with any-rate output frequency from 10 to 945 MHz and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a different crystal is required for each output frequency, the Si552 uses one fixed crystal frequency to provide a wide range of output frequencies. This IC-based approach allows the crystal resonator to provide exceptional frequency stability and reliability. In addition, DSPLL clock synthesis provides superior supply noise rejection, simplifying the task of generating low-jitter clocks in noisy environments typically found in communication systems. The Si552 IC-based VCXO is factory-configurable for a wide variety of user specifications including frequency, supply voltage, output format, tuning slope, and temperature stability. Specific configurations are factory programmed at time of shipment, thereby eliminating the long lead times associated with custom oscillators.

#### **Functional Block Diagram**



- Internal fixed crystal frequency ensures high reliability and low aging
- Available CMOS, LVPECL, LVDS, and CML outputs
- 3.3, 2.5, and 1.8 V supply options
- Industry-standard 5 x 7 mm package and pinout
- Pb-free/RoHS-compliant
- Low-jitter clock generation
- Optical modules
- Clock and data recovery



Skyworks Solutions, Inc. • Phone [781] 376-3000 • Fax [781] 376-3100 • sales@skyworksinc.com • www.skyworksinc.com Rev. 1.2 • Skyworks Proprietary Information • Products and Product Information are Subject to Change Without Notice • September 27, 2021

### **1. Electrical Specifications**

### **Table 1. Recommended Operating Conditions**

Symbol	Test Condition	Min	Тур	Мах	Units
V <sub>DD</sub>	3.3 V option	2.97	3.3	3.63	V
	2.5 V option	2.25	2.5	2.75	V
	1.8 V option	1.71	1.8	1.89	V
I <sub>DD</sub>	Output enabled				
	LVPECL		120	130	
	CML		108	117	mA
	LVDS		99	108	
	CMOS	_	90	98	
	Tristate mode	—	60	75	mA
	V <sub>IH</sub>	0.75 x V <sub>DD</sub>		—	V
	V <sub>IL</sub>	—		0.5	V
Τ <sub>Α</sub>		-40	_	85	°C
		V <sub>DD</sub> 3.3 V option       2.5 V option       1.8 V option       I <sub>DD</sub> Output enabled       LVPECL       CML       LVDS       CMOS       Tristate mode       V <sub>IH</sub> V <sub>IL</sub>	V <sub>DD</sub> 3.3 V option         2.97           2.5 V option         2.25           1.8 V option         1.71           I <sub>DD</sub> Output enabled           LVPECL         —           CML         —           LVDS         —           CMOS         —           Tristate mode         —           V <sub>IH</sub> 0.75 x V <sub>DD</sub>	V <sub>DD</sub> 3.3 V option         2.97         3.3           2.5 V option         2.25         2.5           1.8 V option         1.71         1.8           I <sub>DD</sub> Output enabled         —         120           LVPECL         —         108           LVDS         —         99           CMOS         —         90           Tristate mode         —         60           V <sub>IH</sub> 0.75 x V <sub>DD</sub> —	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$

1. Selectable parameter specified by part number. See Section 3. "Ordering Information" on page 10 for further details.

**2.** FS pin includes a 17 k $\Omega$  resistor to VDD.

### Table 2. V<sub>C</sub> Control Voltage Input

ax Units	Max	Тур	Min	Test Condition	Symbol	Parameter
– ppm/V	<u> </u>	33		10 to 90% of V <sub>DD</sub>	K <sub>V</sub>	Control Voltage Tuning Slope <sup>1,2,3</sup>
		45				
		90				
		135				
		180				
		356				
5 %	+5	±1	-5	BSL	L <sub>VC</sub>	Control Voltage Linearity <sup>4</sup>
0 %	+10	±5	-10	Incremental		
.7 kHz	10.7	10.0	9.3		BW	Modulation Bandwidth
- kΩ	—		500		Z <sub>VC</sub>	V <sub>C</sub> Input Impedance
- V	<u> </u>	V <sub>DD</sub> /2		@ f <sub>O</sub>	V <sub>CNOM</sub>	Nominal Control Voltage
DD V	V <sub>DD</sub>		0		V <sub>C</sub>	Control Voltage Tuning Range
-	_ 	—	500 —	@ f <sub>O</sub>	Z <sub>VC</sub> V <sub>CNOM</sub>	V <sub>C</sub> Input Impedance Nominal Control Voltage

Notes:

1. Positive slope; selectable option by part number. See Section 3. "Ordering Information" on page 10.

For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.

3.  $K_V$  variation is ±10% of typical values.

4. BSL determined from deviation from best straight line fit with  $V_C$  ranging from 10 to 90% of  $V_{DD}$ . Incremental slope determined with  $V_C$  ranging from 10 to 90% of  $V_{DD}$ .

### Table 3. CLK± Output Frequency Characteristics

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Nominal Frequency <sup>1,2,3</sup>	f <sub>O</sub>	LVDS/CML/LVPECL	10		945	MHz
		CMOS	10	—	160	MHz
Temperature Stability <sup>1,4</sup>		T <sub>A</sub> = -40 to +85 °C	-20	—	+20	
			-50	—	+50	ppm
			-100	—	+100	
Absolute Pull Range <sup>1,4</sup>	APR		±12	—	±375	ppm
Aging		Frequency drift over first year.	_	—	±3	ppm
		Frequency drift over 15 year life.	_		±10	ppm
Power up Time <sup>5</sup>	t <sub>osc</sub>		—	—	10	ms
Settling Time After FS Change	t <sub>FRQ</sub>		_	—	10	ms
Notes:	•				•	

1. See Section 3. "Ordering Information" on page 10 for further details.

2. Specified at time of order by part number. Also available in frequencies from 970 to 1134 MHz and 1213 to 1417 MHz.

**3.** Nominal output frequency set by  $V_{CNOM} = V_{DD}/2$ .

4. Selectable parameter specified by part number.

5. Time from power up or tristate mode to  $f_O$  (to within ±1 ppm of  $f_O$ ).

### Table 4. CLK± Output Levels and Symmetry

Parameter	Symbol	Test Condition	ו	Min	Тур	Max	Units
LVPECL Output	Vo	mid-level		V <sub>DD</sub> – 1.42	_	V <sub>DD</sub> – 1.25	V
Option <sup>1</sup>	V <sub>OD</sub>	swing (diff)	swing (diff)		_	1.9	V <sub>PP</sub>
	V <sub>SE</sub>	swing (single-end	ed)	0.55	_	0.95	V <sub>PP</sub>
LVDS Output Option <sup>2</sup>	V <sub>O</sub>	mid-level		1.125	1.20	1.275	V
	V <sub>OD</sub>	swing (diff)		0.5	0.7	0.9	V <sub>PP</sub>
CML Output Option <sup>2</sup>	V.	2.5/3.3 V option mid	2.5/3.3 V option mid-level		V <sub>DD</sub> – 1.30	—	V
	V <sub>O</sub>	1.8 V option mid-le	evel		$V_{DD} - 0.36$	—	V
	V	2.5/3.3 V option swin	g (diff)	1.10	1.50	1.90	V <sub>PP</sub>
	V <sub>OD</sub>	1.8 V option swing	(diff)	0.35	0.425	0.50	V <sub>PP</sub>
CMOS Output Option <sup>3</sup>	V <sub>OH</sub>	I <sub>OH</sub> = 32 mA		$0.8 \times V_{DD}$	_	V <sub>DD</sub>	V
	V <sub>OL</sub>	I <sub>OL</sub> = 32 mA			_	0.4	V
Rise/Fall time (20/80%)	t <sub>R,</sub> t <sub>F</sub>	LVPECL/LVDS/C	ML	—		350	ps
		CMOS with $C_L = 1$	5 pF	_	1		ns
Symmetry (duty cycle)	SYM	LVPECL:         V <sub>DD</sub> - 1           LVDS:         1.25 V           CMOS:         V <sub>DD</sub> /2	.3 V (diff) (diff)	45		55	%

Notes:

1. 50  $\Omega$  to V<sub>DD</sub> – 2.0 V.

**2.**  $R_{term} = 100 \Omega$  (differential). **3.**  $C_L = 15 \text{ pF}$ 

### Table 5. CLK± Output Phase Jitter

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Phase Jitter (RMS) <sup>1,2,3</sup>	фj	Kv = 33 ppm/V				ps
for F <sub>OUT</sub> ≥ 500 MHz		12 kHz to 20 MHz (OC-48)	_	0.26	_	-
		50 kHz to 80 MHz (OC-192)	—	0.26	—	
		Kv = 45 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	_	0.27	—	
		50 kHz to 80 MHz (OC-192)	—	0.26	—	
		Kv = 90 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.32	—	
		50 kHz to 80 MHz (OC-192)	—	0.26	—	
		Kv = 135 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.40	—	
		50 kHz to 80 MHz (OC-192)	—	0.27	—	
		Kv = 180 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.49	_	
		50 kHz to 80 MHz (OC-192)	—	0.28	—	
		Kv = 356 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.87	—	
		50 kHz to 80 MHz (OC-192)	—	0.33	—	

#### Notes:

1. Refer to AN255, AN256, and AN266 for further information.

2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.

3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.

4. Max jitter for LVPECL output with V<sub>C</sub>=1.65V, V<sub>DD</sub>=3.3V, 155.52 MHz. 5. Max offset frequencies: 80 MHz for F<sub>OUT</sub>  $\geq$  250 MHz, 20 MHz for 50 MHz  $\leq$  F<sub>OUT</sub> <250 MHz,

2 MHz for 10 MHz  $\leq$  F<sub>OUT</sub> <50 MHz.

#### Table 5. CLK± Output Phase Jitter (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Phase Jitter (RMS) <sup>1,2,3,4,5</sup>	фJ	Kv = 33 ppm/V				ps
for F <sub>OUT</sub> of 125 to 500 MHz		12 kHz to 20 MHz (OC-48)	—	0.37	—	
		50 kHz to 80 MHz (OC-192)	—	0.33	—	
		Kv = 45 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.37	0.4	
		50 kHz to 80 MHz (OC-192)	—	0.33	—	
		Kv = 90 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.43	—	
		50 kHz to 80 MHz (OC-192)	—	0.34	—	
		Kv = 135 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.50	—	
		50 kHz to 80 MHz (OC-192)	—	0.34	—	
		Kv = 180 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.59	—	
		50 kHz to 80 MHz (OC-192)	—	0.35	—	
		Kv = 356 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	1.00	—	
		50 kHz to 80 MHz (OC-192)	—	0.39	—	

#### Notes:

1. Refer to AN255, AN256, and AN266 for further information.

2. For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.

3. See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.

4. Max jitter for LVPECL output with V<sub>C</sub>=1.65V, V<sub>DD</sub>=3.3V, 155.52 MHz. 5. Max offset frequencies: 80 MHz for  $F_{OUT} \ge 250$  MHz, 20 MHz for 50 MHz  $\le F_{OUT} <250$  MHz, 2 MHz for 10 MHz  $\le F_{OUT} <50$  MHz.

#### Table 5. CLK± Output Phase Jitter (Continued)

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Phase Jitter (RMS) <sup>1,2,5</sup>	φJ	Kv = 33 ppm/V				ps
for F <sub>OUT</sub> 10 to 160 MHz		12 kHz to 20 MHz (OC-48)	_	0.63	_	
CMOS Output Only		50 kHz to 20 MHz	_	0.62	—	
		Kv = 45 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.63	—	
		50 kHz to 20 MHz		0.62	—	
		Kv = 90 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.67	—	
		50 kHz to 20 MHz		0.66	—	
		Kv = 135 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.74	—	
		50 kHz to 20 MHz	—	0.72	—	
		Kv = 180 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	0.83	—	
		50 kHz to 20 MHz		0.8	—	
		Kv = 356 ppm/V				ps
		12 kHz to 20 MHz (OC-48)	—	1.26	—	
		50 kHz to 20 MHz		1.2		

Notes:

- 1. Refer to AN255, AN256, and AN266 for further information.
- For best jitter and phase noise performance, always choose the smallest K<sub>V</sub> that meets the application's minimum APR requirements. See "AN266: VCXO Tuning Slope (K<sub>V</sub>), Stability, and Absolute Pull Range (APR)" for more information.
- **3.** See "AN255: Replacing 622 MHz VCSO devices with the Si550 VCXO" for comparison highlighting power supply rejection (PSR) advantage of Si55x versus SAW-based solutions.
- 4. Max jitter for LVPECL output with  $V_C$ =1.65V,  $V_{DD}$ =3.3V, 155.52 MHz.
- 5. Max offset frequencies: 80 MHz for  $F_{OUT} \ge 250$  MHz, 20 MHz for 50 MHz  $\le F_{OUT} <250$  MHz, 2 MHz for 10 MHz  $\le F_{OUT} <50$  MHz.

# Table 6. CLK± Output Period Jitter

Parameter	Symbol	Test Condition	Min	Тур	Мах	Units
Period Jitter*	J <sub>PER</sub>	RMS		2		ps
		Peak-to-Peak		14		ps
*Note: Any output mode, including C	CMOS, LVPI	ECL, LVDS, CML. N = 1000 cycles. I	Refer to AN	279 for furt	her informa	tion.

Offset Frequency	74.25 MHz 90 ppm/V LVPECL	491.52 MHz 45 ppm/V LVPECL	622.08 MHz 135 ppm/V LVPECL	Units
100 Hz	87	-75	-65	dBc/Hz
1 kHz	114	-100	-90	
10 kHz	132	-116	-109	
100 kHz	142	-124	-121	
1 MHz	148	-135	-134	
10 MHz	150	-146	-146	
100 MHz	n/a	-147	-147	

### Table 7. CLK± Output Phase Noise (Typical)

### **Table 8. Environmental Compliance**

The Si552 meets the following qualification test requirements.

Parameter	Conditions/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002.3 B
Mechanical Vibration	MIL-STD-883F, Method 2007.3 A
Solderability	MIL-STD-883F, Method 203.8
Gross & Fine Leak	MIL-STD-883F, Method 1014.7
Resistance to Solvents	MIL-STD-883F, Method 2016
Moisture Sensitivity Level	J-STD-020, MSL 1
Contact Pads	J-STD-020, MSL 1

### **Table 9. Thermal Characteristics**

(Typical values TA = 25 °C, V<sub>DD</sub> = 3.3 V)

Parameter	Symbol	Test Condition	Min	Тур	Max	Unit
Thermal Resistance Junction to Ambient	$\theta_{JA}$	Still Air	_	84.6	—	°C/W
Thermal Resistance Junction to Case	$\theta_{JC}$	Still Air	_	38.8	—	°C/W
Ambient Temperature	Τ <sub>Α</sub>		-40	_	85	°C
Junction Temperature	Т <sub>Ј</sub>				125	°C

### Table 10. Absolute Maximum Ratings<sup>1</sup>

Parameter	Symbol	Rating	Units
Maximum Operating Temperature	T <sub>AMAX</sub>	85	°C
Supply Voltage, 1.8 V Option	V <sub>DD</sub>	-0.5 to +1.9	V
Supply Voltage, 2.5/3.3 V Option	V <sub>DD</sub>	-0.5 to +3.8	V
Input Voltage (any input pin)	VI	–0.5 to V <sub>DD</sub> + 0.3	V
Storage Temperature	Τ <sub>S</sub>	-55 to +125	°C
ESD Sensitivity (HBM, per JESD22-A114)	ESD	2500	V
Soldering Temperature (Pb-free profile) <sup>2</sup>	T <sub>PEAK</sub>	260	°C
Soldering Temperature Time @ T <sub>PEAK</sub> (Pb-free profile) <sup>2</sup>	t <sub>P</sub>	20–40	seconds

Notes:

1. Stresses beyond those listed in Absolute Maximum Ratings may cause permanent damage to the device. Functional operation or specification compliance is not implied at these conditions. Exposure to maximum rating conditions for extended periods may affect device reliability.

2. The device is compliant with JEDEC J-STD-020C. Refer to Si5xx Packaging FAQ available at https://www.skyworksinc.com/Product\_Certificate.aspx for further information, including soldering profiles.

### 2. Pin Descriptions





Pin	Name	Туре	Function	
1	V <sub>C</sub>	Analog Input	Control Voltage	
2	FS*	Input	Frequency Select: 0 = first frequency selected 1 = second frequency selected	
3	GND	Ground	Electrical and Case Ground	
4	CLK+	Output	Oscillator Output	
5	CLK– (N/A for CMOS)	Output	Complementary Output (N/C for CMOS)	
6	V <sub>DD</sub>	Power	Power Supply Voltage	
*Note: FS includes a 17 kΩ pullup resistor to V <sub>DD</sub> . See Section 3. "Ordering Information" on page 10 for details on frequency select and OE polarity ordering options.				

### 3. Ordering Information

The Si552 supports a variety of options including frequency, temperature stability, tuning slope, output format, and  $V_{DD}$ . Specific device configurations are programmed into the Si552 at time of shipment. Configurations are specified using the Part Number Configuration chart shown below. Skyworks Solutions provides a web browser-based part number configuration utility to simplify this process. Refer to https://www.skyworksinc.com/en/Products/Timing to access this tool and for further ordering instructions. The Si552 VCXO series is supplied in an industry-standard, RoHS-compliant, lead-free, 6-pad, 5 x 7 mm package. Tape and reel packaging is an ordering option.



#### Figure 1. Part Number Convention

### 4. Package Outline and Suggested Pad Layout

Figure 2 illustrates the package details for the Si552. Table 12 lists the values for the dimensions shown in the illustration.



### Figure 2. Si552 Outline Diagram

#### Table 12. Package Diagram Dimensions (mm)

Dimension	Min	Nom	Мах	
A	1.50	1.65	1.80	
b	1.30	1.40	1.50	
С	0.50	0.60	0.70	
D	5.00 BSC			
D1	4.30	4.40	4.50	
е	2.54 BSC.			
E	7.00 BSC.			
E1	6.10	6.20	6.30	
Н	0.55	0.65	0.75	
L	1.17	1.27	1.37	
р	1.80	_	2.60	
R	0.70 REF			
aaa	0.15			
bbb	0.15			
CCC		0.10		
ddd	0.10			
eee	0.50			

### 5. 6-Pin PCB Land Pattern

Figure 3 illustrates the 6-pin PCB land pattern for the Si552. Table 13 lists the values for the dimensions shown in the illustration.



Figure 3. Si552 PCB Land Pattern

Table 13. PCB Land Pattern	Dimensions (mm)
----------------------------	-----------------

Dimension	Min	Max	
D2	5.08 REF		
е	2.54 BSC		
E2	4.15 REF		
GD	0.84	_	
GE	2.00	_	
VD	8.20 REF		
VE	7.30 REF		
Х	1.70 TYP		
Y	2.15 REF		
ZD —		6.78	
ZE		6.30	

2. Land pattern design based on IPC-7351 guidelines.

3. All dimensions shown are at maximum material condition (MMC).

4. Controlling dimension is in millimeters (mm).

## 6. Top Marking

### 6.1. Si552 Top Marking



### 6.2. Top Marking Explanation

Line	Position	Description	
1	1–10	"SiLabs"+ Part Family Number, 552 (First 3 characters in part number)	
2	1–10	Si552: Option1+Option2+Freq(7)+Temp Si552 w/ 8-digit resolution: Option1+Option2+ConfigNum(6)+Temp	
3	Trace Code		
	Position 1	Pin 1 orientation mark (dot)	
	Position 2	Product Revision (D)	
	Position 3–6	Tiny Trace Code (4 alphanumeric characters per assembly release instructions)	
	Position 7	Year (least significant year digit), to be assigned by assembly site (ex: 2007 = 7)	
	Position 8–9	Calendar Work Week number (1–53), to be assigned by assembly site	
	Position 10	"+" to indicate Pb-Free and RoHS-compliant	

# **DOCUMENT CHANGE LIST**

### **Revision 0.6 to Revision 1.0**

- Updated Table 4 on page 3.
  - Updated 2.5 V/3.3 V and 1.8 V CML output level specifications.
- Updated Table 5 on page 4.
  - Removed the words "Differential Modes: LVPECL/LVDS/CML" in the footnote referring to AN256.
  - Added footnotes clarifying max offset frequency test conditions.
  - Added CMOS phase jitter specs.
- Updated Table 10 on page 8.
  - Separated 1.8 V, 2.5 V/3.3 V supply voltage specifications.
- Updated and clarified Table 8 on page 7
  - Added "Moisture Sensitivity Level" and "Contact Pads" rows.
- Updated 6. "Top Marking" on page 13 to reflect specific marking information (previously, figure was generic).
- Updated 4. "Package Outline and Suggested Pad Layout" on page 11.
  - Added cyrstal impedance pin in Figure 2 on page 11 and Table 12 on page 11.
- Reordered spec tables and back matter to conform to data sheet quality conventions.

### **Revision 1.0 to Revision 1.1**

 Added Table 9, "Thermal Characteristics," on page 7.

### **Revision 1.1 to Revision 1.2**

June, 2018

 Changed "Trays" to "Coil Tape" in section 3."Ordering Information".

# SKYWORKS

### **ClockBuilder Pro**

Customize Skyworks clock generators, jitter attenuators and network synchronizers with a single tool. With CBPro you can control evaluation boards, access documentation, request a custom part number, export for in-system programming and more!

www.skyworksinc.com/CBPro



C

Portfolio www.skyworksinc.com/ia/timing

www.skyworksinc.com/CBPro



Quality www.skyworksinc.com/quality



Support & Resources www.skyworksinc.com/support

#### Copyright © 2021 Skyworks Solutions, Inc. All Rights Reserved.

Information in this document is provided in connection with Skyworks Solutions, Inc. ("Skyworks") products or services. These materials, including the information contained herein, are provided by Skyworks as a service to its customers and may be used for informational purposes only by the customer. Skyworks assumes no responsibility for errors or omissions in these materials or the information contained herein. Skyworks may change its documentation, products, services, specifications or product descriptions at any time, without notice. Skyworks makes no commitment to update the materials or information and shall have no responsibility whatsoever for conflicts, incompatibilities, or other difficulties arising from any future changes.

No license, whether express, implied, by estoppel or otherwise, is granted to any intellectual property rights by this document. Skyworks assumes no liability for any materials, products or information provided hereunder, including the sale, distribution, reproduction or use of Skyworks products, information or materials, except as may be provided in Skyworks' Terms and Conditions of Sale.

THE MATERIALS, PRODUCTS AND INFORMATION ARE PROVIDED "AS IS" WITHOUT WARRANTY OF ANY KIND, WHETHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, INCLUDING FITNESS FOR A PARTICULAR PURPOSE OR USE, MERCHANTABILITY, PERFORMANCE, QUALITY OR NON-INFRINGEMENT OF ANY INTELLECTUAL PROPERTY RIGHT; ALL SUCH WARRANTIES ARE HEREBY EXPRESSLY DISCLAIMED. SKYWORKS DOES NOT WARRANT THE ACCURACY OR COMPLETENESS OF THE INFORMATION, TEXT, GRAPHICS OR OTHER ITEMS CONTAINED WITHIN THESE MATERIALS. SKYWORKS SHALL NOT BE LIABLE FOR ANY DAMAGES, INCLUDING BUT NOT LIMITED TO ANY SPECIAL, INDIRECT, INCIDENTAL, STATUTORY, OR CONSEQUENTIAL DAMAGES, INCLUDING WITHOUT LIMITATION, LOST REVENUES OR LOST PROFITS THAT MAY RESULT FROM THE USE OF THE MATERIALS OR INFORMATION, WHETHER OR NOT THE RECIPIENT OF MATERIALS HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

Skyworks products are not intended for use in medical, lifesaving or life-sustaining applications, or other equipment in which the failure of the Skyworks products could lead to personal injury, death, physical or environmental damage. Skyworks customers using or selling Skyworks products for use in such applications do so at their own risk and agree to fully indemnify Skyworks for any damages resulting from such improper use or sale.

Customers are responsible for their products and applications using Skyworks products, which may deviate from published specifications as a result of design defects, errors, or operation of products outside of published parameters or design specifications. Customers should include design and operating safeguards to minimize these and other risks. Skyworks assumes no liability for applications assistance, customer product design, or damage to any equipment resulting from the use of Skyworks products outside of Skyworks' published specifications or parameters.

Skyworks, the Skyworks symbol, Sky5<sup>®</sup>, SkyOne<sup>®</sup>, SkyBlue<sup>™</sup>, Skyworks Green<sup>™</sup>, Clockbuilder<sup>®</sup>, DSPLL<sup>®</sup>, ISOmodem<sup>®</sup>, ProSLIC<sup>®</sup>, and SiPHY<sup>®</sup> are trademarks or registered trademarks of Skyworks Solutions, Inc. or its subsidiaries in the United States and other countries. Third-party brands and names are for identification purposes only and are the property of their respective owners. Additional information, including relevant terms and conditions, posted at www.skyworksinc.com, are incorporated by reference.



# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for VCXO Oscillators category:

Click to view products by Silicon Labs manufacturer:

Other Similar products are found below :

3808AI-DF-33NG-80.0000 SIT3808AI-CF-33EM-50.000000X 603281 YNETHE125 FRSONT019 SiT3701AC-43-33C-10.00000X 315LB3I1250T CVSS-945-125.000 VX-501-0245-160M0 CVHD-950-122.880 CVHD-950-80.000 CVHD-950X-100.000 CVPD-920-100.000 ASG-P-V-A-1.000GHZ ECXV-P37C2M-640.000 CVHD-957-22.57920 ECXV-P37C2N-155.520 ECXV-P37C2N-56.000 ECXV-P37C2N-184.320 ECXV-P37C2N-155.000 ECXV-P35C2N-155.520 LFVCX0067515Bulk ASG-D-V-A-1.000GHZ ASG-D-V-A-491.520MHz CVHD-950-74.25 CVPD-920-74.25 ABLNO-V-92.160MHZ ABLNO-V-120.000MHZ ABLNO-V-80.000MHZ ABLJO-V-100.000MHz ABLJO-V-120.000MHZ ABLJO-V-122.880MHz ABLJO-V-150.000MHz ABLJO-V-155.520MHZ ABLJO-V-200.000MHz ABLJO-V-200.000MHZ-T ABLJO-V-96.000MHz ABLNO-V-100.000MHz ABLNO-V-100.000MHz-T2 ABLNO-V-120.000MHz-T2 ABLNO-V-122.880MHz ABLNO-V-125.000MHz ABLNO-V-156.250MHz ABLNO-V-96.000MHZ ABLNO-V-96.000MHz-T2 ABLNO-V-104.000MHZ ABLNO-V-125.000MHZ-T2 ABLNO-V-155.520MHZ ASG2-D-V-A-1000.000MHz ASG2-D-V-B-644.53125MHz