

# **RMLV0416E Series**

4Mb Advanced LPSRAM (256-kword × 16-bit)

R10DS0205EJ0201 Rev.2.01 2020.2.20

## **Description**

The RMLV0416E Series is a family of 4-Mbit static RAMs organized 262,144-word × 16-bit, fabricated by Renesas's high-performance Advanced LPSRAM technologies. The RMLV0416E Series has realized higher density, higher performance and low power consumption. The RMLV0416E Series offers low power standby power dissipation; therefore, it is suitable for battery backup systems. It is offered in 44-pin TSOP (II) or 48-ball fine pitch ball grid array.

#### **Features**

• Single 3V supply: 2.7V to 3.6V

• Access time: 45ns (max.)

• Current consumption:

— Standby:  $0.4\mu A$  (typ.)

• Equal access and cycle times

• Common data input and output

— Three state output


• Directly TTL compatible

All inputs and outputsBattery backup operation

# Orderable part number information

| Orderable part number | Access<br>time     | Temperature range | Package                     | Shipping container |
|-----------------------|--------------------|-------------------|-----------------------------|--------------------|
| RMLV0416EGSB-4S2#AA*  |                    |                   | 400-mil 44pin               | Tray               |
| RMLV0416EGSB-4S2#HA*  | 45 ns              | -40 ∼ +85°C       | plastic TSOP (II)           | Embossed tape      |
| RMLV0416EGBG-4S2#AC*  | 45115              | -40 ~ +65 C       | 48-ball FBGA<br>with 0.75mm | Tray               |
| RMLV0416EGBG-4S2#KC*  | LV0416EGBG-4S2#KC* |                   | ball pitch                  | Embossed tape      |


## **Pin Arrangement**



#### **Pin Description**

| Pin name      | Function          |
|---------------|-------------------|
| Vcc           | Power supply      |
| Vss           | Ground            |
| A0 to A17     | Address input     |
| I/O0 to I/O15 | Data input/output |
| CS1#          | Chip select 1     |
| CS2           | Chip select 2     |
| OE#           | Output enable     |
| WE#           | Write enable      |
| LB#           | Lower byte select |
| UB#           | Upper byte select |
| NC            | No connection     |

# **Block Diagram**



# **Operation Table**

| CS1# | CS2 | WE# | OE# | UB# | LB# | I/O0 to I/O7 | I/O8 to I/O15 | Operation        |
|------|-----|-----|-----|-----|-----|--------------|---------------|------------------|
| Н    | Χ   | Χ   | Χ   | Χ   | Χ   | High-Z       | High-Z        | Standby          |
| Х    | L   | Х   | Χ   | Χ   | Х   | High-Z       | High-Z        | Standby          |
| Х    | Х   | Χ   | Χ   | Н   | Н   | High-Z       | High-Z        | Standby          |
| L    | Н   | Н   | L   | L   | L   | Dout         | Dout          | Read             |
| L    | Н   | Н   | L   | Н   | L   | Dout         | High-Z        | Lower byte read  |
| L    | Н   | Н   | L   | L   | Н   | High-Z       | Dout          | Upper byte read  |
| L    | Н   | L   | Χ   | L   | L   | Din          | Din           | Write            |
| L    | Н   | L   | Х   | Н   | L   | Din          | High-Z        | Lower byte write |
| L    | Н   | L   | Х   | L   | Н   | High-Z       | Din           | Upper byte write |
| L    | Н   | Н   | Н   | Χ   | Х   | High-Z       | High-Z        | Output disable   |

Note 1. H:  $V_{IH}$  L: $V_{IL}$  X:  $V_{IH}$  or  $V_{IL}$ 

## **Absolute Maximum Ratings**

| Parameter                                   | Symbol         | Value                            | unit |
|---|----------------|----------------------------------|------|
| Power supply voltage relative to Vss        | Vcc            | -0.5 to +4.6                     | V    |
| Terminal voltage on any pin relative to Vss | V <sub>T</sub> | -0.5*2 to V <sub>CC</sub> +0.3*3 | V    |
| Power dissipation                           | PT             | 0.7                              | W    |
| Operation temperature                       | Topr           | -40 to +85                       | °C   |
| Storage temperature range                   | Tstg           | -65 to +150                      | °C   |
| Storage temperature range under bias        | Tbias          | -40 to +85                       | °C   |

Note 2. -3.0V for pulse ≤ 30ns (full width at half maximum)

3. Maximum voltage is +4.6V.

## **DC Operating Conditions**

| Parameter                 | Symbol          | Min. | Тур. | Max.                 | Unit | Note |
|---------------------------|-----------------|------|------|----------------------|------|------|
| Supply voltage            | V <sub>CC</sub> | 2.7  | 3.0  | 3.6                  | V    |      |
|                           | V <sub>SS</sub> | 0    | 0    | 0                    | V    |      |
| Input high voltage        | V <sub>IH</sub> | 2.2  | _    | V <sub>CC</sub> +0.3 | V    |      |
| Input low voltage         | V <sub>IL</sub> | -0.3 | _    | 0.6                  | V    | 4    |
| Ambient temperature range | Та              | -40  | _    | +85                  | °C   |      |

Note 4. -3.0V for pulse ≤ 30ns (full width at half maximum)

#### **DC Characteristics**

| Parameter                 | Symbol           | Min.    | Тур.  | Max. | Unit | Test conditions   |  |  |  |
|---------------------------|------------------|---------|-------|------|------|---|--|--|--|
| Input leakage current     | I <sub>LI</sub>  | _       | 1     | 1    | μА   | $Vin = V_{SS}$ to $V_{CC}$  |  |  |  |
| Output leakage current    | I <sub>LO</sub>  | _       | -     | 1    | μА   | CS1# = $V_{IH}$ or CS2 = $V_{IL}$ or OE# = $V_{IH}$<br>or WE# = $V_{IL}$ or LB# = UB# = $V_{IH}$ , $V_{I/O}$ = $V_{SS}$ to $V_{CC}$                             |  |  |  |
| Operating current         | Icc              | _       | -     | 10   | mA   | CS1# = $V_{IL}$ , CS2 = $V_{IH}$ , Others = $V_{IH}/V_{IL}$ , $I_{I/O}$ = 0mA   |  |  |  |
| Average operating current |                  | _       | -     | 20   | mA   | Cycle = 55ns, duty =100%, I <sub>I/O</sub> = 0mA,<br>CS1# = V <sub>IL</sub> , CS2 = V <sub>IH</sub> , Others = V <sub>IH</sub> /V <sub>IL</sub>                 |  |  |  |
|                           | Icc1             | _       | -     | 25   | mA   | Cycle = 45ns, duty =100%, $I_{I/O}$ = 0mA, CS1# = $V_{IL}$ , CS2 = $V_{IH}$ , Others = $V_{IH}/V_{IL}$  |  |  |  |
|                           | Icc2             | _       | -     | 2.5  | mA   | Cycle =1μs, duty =100%, I <sub>I/O</sub> = 0mA,<br>CS1# ≤ 0.2V, CS2 ≥ V <sub>CC</sub> -0.2V,<br>V <sub>IH</sub> ≥ V <sub>CC</sub> -0.2V, V <sub>IL</sub> ≤ 0.2V |  |  |  |
| Standby current           | I <sub>SB</sub>  | _       | 0.1*5 | 0.3  | mA   | CS2 = V <sub>IL</sub> , Others = V <sub>SS</sub> to V <sub>CC</sub>   |  |  |  |
| Standby current           |                  | _       | 0.4*5 | 2    | μА   | ~+25°C Vin = Vss to Vcc,  |  |  |  |
|                           | I <sub>SB1</sub> | _       | _     | 3    | μА   | (1) CS2 $\leq$ 0.2V or<br>(2) CS1# $\geq$ V <sub>CC</sub> -0.2V,  |  |  |  |
|                           | ISB1             | _       | -     | 5    | μА   | $\sim +70^{\circ}\text{C}$ CS2 $\geq$ V <sub>CC</sub> -0.2V or (3) LB# = UB# $\geq$ V <sub>CC</sub> -0.2V,  |  |  |  |
|                           |                  | _       | 1     | 7    | μА   | ~+85°C  |  |  |  |
| Output high voltage       | Vон              | 2.4     | _     | _    | V    | I <sub>OH</sub> = -1mA  |  |  |  |
|                           | V <sub>OH2</sub> | Vcc-0.2 | _     | _    | V    | I <sub>OH</sub> = -0.1mA  |  |  |  |
| Output low voltage        | Vol              | _       | _     | 0.4  | V    | I <sub>OL</sub> = 2mA   |  |  |  |
|                           | $V_{OL2}$        | _       | _     | 0.2  | V    | I <sub>OL</sub> = 0.1mA   |  |  |  |

Note 5. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=25°C), and not 100% tested.

# Capacitance

 $(Vcc = 2.7V \sim 3.6V, f = 1MHz, Ta = -40 \sim +85^{\circ}C)$ 

| Parameter                  | Symbol | Min. | Тур. | Max. | Unit | Test conditions      | Note |
|----------------------------|--------|------|------|------|------|----------------------|------|
| Input capacitance          | C in   | _    | _    | 8    | pF   | Vin =0V              | 6    |
| Input / output capacitance | C 1/0  | _    | _    | 10   | pF   | V <sub>I/O</sub> =0V | 6    |

Note 6. This parameter is sampled and not 100% tested.

#### **AC Characteristics**


Test Conditions (Vcc =  $2.7V \sim 3.6V$ , Ta =  $-40 \sim +85$ °C)

• Input pulse levels:  $V_{IL} = 0.4V$ ,  $V_{IH} = 2.4V$ 

• Input rise and fall time: 5ns

• Input and output timing reference level: 1.4V

• Output load: See figures (Including scope and jig)



#### **Read Cycle**

| Parameter                          | Symbol            | Min. | Max. | Unit | Note  |
|------------------------------------|-------------------|------|------|------|-------|
| Read cycle time                    | trc               | 45   |      | ns   |       |
| Address access time                | taa               | _    | 45   | ns   |       |
| Chin coloct access time            | t <sub>ACS1</sub> | _    | 45   | ns   |       |
| Chip select access time            | t <sub>ACS2</sub> | _    | 45   | ns   |       |
| Output enable to output valid      | toe               | _    | 22   | ns   |       |
| Output hold from address change    | tон               | 10   | _    | ns   |       |
| LB#, UB# access time               | t <sub>BA</sub>   | _    | 45   | ns   |       |
| Chin colort to sutput in law 7     | t <sub>CLZ1</sub> | 10   | _    | ns   | 7,8   |
| Chip select to output in low-Z     | t <sub>CLZ2</sub> | 10   | _    | ns   | 7,8   |
| LB#, UB# enable to low-Z           | t <sub>BLZ</sub>  | 5    | _    | ns   | 7,8   |
| Output enable to output in low-Z   | tolz              | 5    | _    | ns   | 7,8   |
| Ohio deselenta comunication bink 7 | t <sub>CHZ1</sub> | 0    | 18   | ns   | 7,8,9 |
| Chip deselect to output in high-Z  | t <sub>CHZ2</sub> | 0    | 18   | ns   | 7,8,9 |
| LB#, UB# disable to high-Z         | tвнz              | 0    | 18   | ns   | 7,8,9 |
| Output disable to output in high-Z | tонz              | 0    | 18   | ns   | 7,8,9 |

Note 7. This parameter is sampled and not 100% tested.

- 8. At any given temperature and voltage condition,  $t_{CHZ1}$  max is less than  $t_{CLZ1}$  min,  $t_{CHZ2}$  max is less than  $t_{CLZ2}$  min,  $t_{BHZ}$  max is less than  $t_{BLZ}$  min, and  $t_{OHZ}$  max is less than  $t_{OLZ}$  min, for any device.
- 9. t<sub>CHZ1</sub>, t<sub>CHZ2</sub>, t<sub>BHZ</sub> and t<sub>OHZ</sub> are defined as the time when the I/O pins enter a high-impedance state and are not referred to the I/O levels.

#### **Write Cycle**


| Parameter                          | Symbol          | Min. | Max. | Unit | Note  |
|------------------------------------|-----------------|------|------|------|-------|
| Write cycle time                   | twc             | 45   | _    | ns   |       |
| Address valid to write end         | taw             | 35   | _    | ns   |       |
| Chip select to write end           | tcw             | 35   | _    | ns   |       |
| Write pulse width                  | twp             | 35   | _    | ns   | 10    |
| LB#,UB# valid to write end         | t <sub>BW</sub> | 35   | _    | ns   |       |
| Address setup time to write start  | tas             | 0    | _    | ns   |       |
| Write recovery time from write end | twR             | 0    | _    | ns   |       |
| Data to write time overlap         | t <sub>DW</sub> | 25   | _    | ns   |       |
| Data hold from write end           | t <sub>DH</sub> | 0    | _    | ns   |       |
| Output enable from write end       | tow             | 5    | _    | ns   | 11    |
| Output disable to output in high-Z | tонz            | 0    | 18   | ns   | 11,12 |
| Write to output in high-Z          | twнz            | 0    | 18   | ns   | 11,12 |

Note 10. twp is the interval between write start and write end.

- 11. This parameter is sampled and not 100% tested.
- 12.  $t_{OHZ}$  and  $t_{WHZ}$  are defined as the time when the I/O pins enter a high-impedance state and are not referred to the I/O levels.

## **Timing Waveforms**


#### **Read Cycle**



Note 13. t<sub>CHZ1</sub>, t<sub>CHZ2</sub>, t<sub>BHZ</sub> and t<sub>OHZ</sub> are defined as the time when the I/O pins enter a high-impedance state and are not referred to the I/O levels.

- 14. This parameter is sampled and not 100% tested
- 15. At any given temperature and voltage condition,  $t_{CHZ1}$  max is less than  $t_{CLZ1}$  min,  $t_{CHZ2}$  max is less than  $t_{CLZ2}$  min,  $t_{BHZ}$  max is less than  $t_{BLZ}$  min, and  $t_{OHZ}$  max is less than  $t_{OLZ}$  min, for any device.


#### Write Cycle (1) (WE# CLOCK, OE#="H" while writing)



Note 16. twp is the minimum time to perform a write.

- 17. t<sub>OHZ</sub> and t<sub>WHZ</sub> are defined as the time when the I/O pins enter a high-impedance state and are not referred to the I/O levels.
- 18. This parameter is sampled and not 100% tested
- 19. During this period, I/O pins are in the output state so input signals must not be applied to the I/O pins.


#### Write Cycle (2) (WE# CLOCK, OE# Low Fixed)



Note 20. twp is the minimum time to perform a write.


- 21.  $t_{WHZ}$  is defined as the time when the I/O pins enter a high-impedance state and are not referred to the I/O levels.
- 22. This parameter is sampled and not 100% tested.
- 23. During this period, I/O pins are in the output state so input signals must not be applied to the I/O pins.

#### Write Cycle (3) (CS1#, CS2 CLOCK)



Note 24.  $t_{WP}$  is the minimum time to perform a write.

#### Write Cycle (4) (LB#, UB# CLOCK)



Note  $\,$  25.  $\,$  two is the minimum time to perform a write.


#### Low V<sub>CC</sub> Data Retention Characteristics

| Parameter                            | Symbol          | Min. | Тур.   | Max. | Unit |                                    | Test conditions*27  |  |
|--------------------------------------|-----------------|------|--------|------|------|------------------------------------|---|--|
| V <sub>CC</sub> for data retention   | V <sub>DR</sub> | 1.5  | _      | 1    | ٧    | or<br>(2) CS1#2<br>or<br>(3) LB# = | (1) CS2 ≤ 0.2V<br>or<br>(2) CS1# ≥ V <sub>CC</sub> -0.2V, CS2 ≥ V <sub>CC</sub> -0.2V |  |
|                                      | ICCDR           | I    | 0.4*26 | 2    | μΑ   | ~+25°C                             | V <sub>CC</sub> = 3.0V, Vin ≥ 0V,<br>(1) CS2 ≤ 0.2V                                   |  |
| Data ratentian current               |                 | I    | _      | 3    | μΑ   | ~+40°C                             | or<br>(2) CS1# ≥ Vcc-0.2V,<br>CS2 ≥ Vcc-0.2V  |  |
| Data retention current               |                 | I    | _      | 5    | μΑ   | ~+70°C                             | or<br>(3) LB# = UB# ≥ Vcc-0.2V,   |  |
|                                      |                 | _    | _      | 7    | μΑ   | ~+85°C                             | CS1# ≤ 0.2V,<br>CS2 ≥ V <sub>CC</sub> -0.2V   |  |
| Chip deselect time to data retention | tcdr            | 0    | _      | _    | ns   | O                                  |   |  |
| Operation recovery time              | t <sub>R</sub>  | 5    | _      | _    | ms   | See retention waveform.            |   |  |


Note 26. Typical parameter indicates the value for the center of distribution at 3.0V (Ta=25°C), and not 100% tested.

27. CS2 controls address buffer, WE# buffer, CS1# buffer, OE# buffer, LB# buffer, UB# buffer and I/O buffer. If CS2 controls data retention mode, Vin levels (address, WE#, CS1#, OE#, LB#, UB#, I/O) can be in the high impedance state. If CS1# controls data retention mode, CS2 must be CS2 ≥ V<sub>CC</sub>-0.2V or CS2 ≤ 0.2V. The other inputs levels (address, WE#, OE#, LB#, UB#, I/O) can be in the high-impedance state.


#### Low Vcc Data Retention Timing Waveforms (CS1# controlled)



#### Low Vcc Data Retention Timing Waveforms (CS2 controlled)



## Low Vcc Data Retention Timing Waveforms (LB#,UB# controlled)



Revision History

# RMLV0416E Series Data Sheet

|      |           | Description |   |  |  |  |  |  |
|------|-----------|-------------|---|--|--|--|--|--|
| Rev. | Date      | Page        | Summary   |  |  |  |  |  |
| 1.00 | 2014.2.27 | _           | First edition issued  |  |  |  |  |  |
| 2.00 | 2016.1.12 | 1           | Changed section from "Part Name Information" to "Orderable part number information" |  |  |  |  |  |
| 2.01 | 2020.2.20 | Last page   | Updated the Notice to the latest version  |  |  |  |  |  |
|      |           |             |   |  |  |  |  |  |

#### **IMPORTANT NOTICE AND DISCLAIMER**

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

#### **Corporate Headquarters**

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

#### **Trademarks**

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

#### **Contact Information**

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

# **X-ON Electronics**

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI CY7C1461KV33-133AXI RAMH RMLV0408EGSB-4S2#AA0 IS64WV3216BLL-15CTLA3
IS66WVE4M16ECLL-70BLI K6T4008C1B-GB70 MT48LC4M16A2TG-7E IS66WVE2M16ECLL-70BLI IS66WVE4M16EALL-70BLI
IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KV33-100BZXI CY7C1460KV25-200BZI CY7C1373KV33-100AXC
CY7C1381KVE33-133AXI CY7C4121KV13-600FCXC 8602501XA 5962-3829430MUA 5962-8855206YA 5962-8866201YA 59628866204TA 5962-9062007MXA 5962-9161705MXA 5962-8866208YA 5962-8866203YA IS66WVC2M16ECLL-7010BLI
CY7C1382KV33-200AXC CY7C1380KV33-250AXC CY7C1373KV33-133AXI IS62WV25616EALL-55TLI RMLV1616AGBG-5S2#KC0
CY7C1460KV25-200BZXI CY7C1460KV25-167BZXI CY7C1370KV25-200AXC CY62158G30-45ZXI CY62157G30-45BVXI
CY62158G30-45BVXI CY62157G30-45ZXI AS7C1024B-20TJIN IS61VVPS102436B-200B3LI IS66WVC2M16EALL-7010BLI
R1LP0108ESN-5SI#S1 R1LV0216BSB-5SI#S1 M68AW031AM70N6E M68AW127BM70NK6 RMLV0816BGSA-4S2#AA0
RMLV0816BGSB-4S2#HA0 RMLV0416EGSB-4S2#HA1