

±16.5kV ESD, Large Output Swing, 5V, Full Fail-Safe, 1/8 Unit Load, RS-485/RS-422 Transceivers

ISL3150E, ISL3152E, ISL3153E, ISL3155E, ISL3156E, ISL3158E

The ISL315xE are IEC61000 ESD protected, 5V powered transceivers that meet the RS-485 and RS-422 standards for balanced communication. Driver outputs and receiver inputs are protected against $\pm 16.5 \text{kV}$ ESD strikes without latch-up.

Transmitters in this family deliver exceptional differential output voltages (2.4V min), into the RS-485 required 54Ω load, for better noise immunity, or to allow up to eight 120Ω terminations in "star" topologies.

These devices have very low bus currents so they present a true "1/8 unit load" to the RS-485 bus. This allows up to 256 transceivers on the network without using repeaters.

Receiver (Rx) inputs feature a "Full Fail-Safe" design, which ensures a logic high Rx output if Rx inputs are floating, shorted, or on a terminated but undriven bus. Rx outputs feature high drive levels - typically 28mA @ $V_{OL} = 1V$ (to ease the design of optocoupled isolated interfaces).

Half duplex (Rx inputs and Tx outputs multiplexed together) and full duplex pinouts are available. See Table 1 on page 2 for key features and configurations by device number.


Features

- High Driver V_{OD} 2.4V (Min) @ R_D = 54Ω Better Noise Immunity, or Drive Up to 8 Terminations
- ±16.5kV IEC61000 ESD Protection on I/O Bus Pins
- High Transient Overvoltage Tolerance ±100V
- Full Fail-safe (Open, Short, Terminated) Receivers
- High Rx I_{OL} for Opto-Couplers in Isolated Designs
- Hot Plug Circuitry Tx and Rx Outputs Remain Three-State During Power-up/Power-down
- True 1/8 Unit Load for up to 256 Devices on the Bus
- High Data Rates up to 20Mbps
- Low Quiescent Supply Current 600µA Ultra Low Shutdown Supply Current 70nA

Applications* (see page 17)

- Utility Meters/Automated Meter Reading Systems
- · High Node Count Systems
- PROFIBUS® and Field Bus Networks, and Factory Automation
- Security Camera Networks
- Building Lighting and Environmental Control Systems
- Industrial/Process Control Networks

Exceptional Tx Drives Up To 8 Terminations While Still Delivering 1.5V V_{OD}



1

Large V_{OD} Delivers Superior Signal At Cable End For Enhanced Noise Immunity




TABLE 1. SUMMARY OF FEATURES

PART NUMBER	HALF/FULL DUPLEX	DATA RATE (Mbps)	SLEW- RATE LIMITED?	HOT PLUG	# DEVICES ON BUS	Rx/Tx ENABLE?	QUIESCENT I _{CC} (μA)	LOW POWER SHUTDOWN?	PIN COUNT
ISL3150E	Full	0.115	Yes	Yes	256	Yes	600	Yes	10, 14
ISL3152E	Half	0.115	Yes	Yes	256	Yes	600	Yes	8
ISL3153E	Full	1	Yes	Yes	256	Yes	600	Yes	10, 14
ISL3155E	Half	1	Yes	Yes	256	Yes	600	Yes	8
ISL3156E	Full	20	No	Yes	256	Yes	600	Yes	10, 14
ISL3158E	Half	20	No	Yes	256	Yes	600	Yes	8


Ordering Information

PART NUMBER	PART MARKING	TEMP. RANGE (°C)	PACKAGE (Pb-Free)	PKG. DWG. #
ISL3150EIBZ (Notes 1, 3)	3150EIBZ	-40 to +85	14 Ld SOIC	M14.15
ISL3150EIUZ (Notes 1, 3)	3150Z	-40 to +85	10 Ld MSOP	M10.118
ISL3152EIBZ (Notes 1, 3)	3152EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3152EIPZ (Notes 2, 3)	ISL3152 EIPZ	-40 to +85	8 Ld PDIP	E8.3
ISL3152EIUZ (Notes 1, 3)	3152Z	-40 to +85	8 Ld MSOP	M8.118
ISL3153EIBZ (Notes 1, 3)	3153EIBZ	-40 to +85	14 Ld SOIC	M14.15
ISL3153EIUZ (Notes 1, 3)	3153Z	-40 to +85	10 Ld MSOP	M10.118
ISL3155EIBZ (Notes 1, 3)	3155EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3155EIUZ (Notes 1, 3)	3155Z	-40 to +85	8 Ld MSOP	M8.118
ISL3156EIBZ (Notes 1, 3)	3156EIBZ	-40 to +85	14 Ld SOIC	M14.15
ISL3156EIUZ (Notes 1, 3)	3156Z	-40 to +85	10 Ld MSOP	M10.118
ISL3158EIBZ (Notes 1, 3)	3158EIBZ	-40 to +85	8 Ld SOIC	M8.15
ISL3158EIUZ (Notes 1, 3)	3158Z	-40 to +85	8 Ld MSOP	M8.118


- 1. Add "-T" suffix for tape and reel. Please refer to TB347 for details on reel specifications.
- 2. Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.
- 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020.
- 4. For Moisture Sensitivity Level (MSL), please see device information pages for ISL3150E, ISL3153E, ISL3153E, ISL3153E, ISL3155E, ISL3155E, <a href="ISL3155E"

Pin Configurations


ISL3152E, ISL3155E, ISL3158E (8 LD MSOP, 8 LD SOIC, 8 LD PDIP) TOP VIEW



ISL3150E, ISL3153E, ISL3156E (10 LD MSOP)



ISL3150E, ISL3153E, ISL3156E (14 LD SOIC)



Pin Descriptions

PIN	FUNCTION
RO	Receiver output: If A-B \geq -50mV, RO is high; If A-B \leq -200mV, RO is low; RO = High if A and B are unconnected (floating) or shorted.
RE	Receiver output enable. RO is enabled when RE is low; RO is high impedance when RE is high.
DE	Driver output enable. The driver outputs, Y and Z, are enabled by bringing DE high. They are high impedance when DE is low.
DI	Driver input. A low on DI forces output Y low and output Z high. Similarly, a high on DI forces output Y high and output Z low.
GND	Ground connection.
A/Y	± 16.5 kV IEC61000 ESD Protected RS-485/RS-422 level, non-inverting receiver input and non inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
B/Z	± 16.5 kV IEC61000 ESD Protected RS-485/RS-422 level, inverting receiver input and inverting driver output. Pin is an input if DE = 0; pin is an output if DE = 1.
А	±16.5kV IEC61000 ESD Protected RS-485/RS-422 level, non-inverting receiver input.
В	±16.5kV IEC61000 ESD Protected RS-485/RS-422 level, inverting receiver input.
Υ	±16.5kV IEC61000 ESD Protected RS-485/RS-422 level, non-inverting driver output.
Z	±16.5kV IEC61000 ESD Protected RS-485/RS-422 level, inverting driver output.
V _{CC}	System power supply input (4.5V to 5.5V).
NC	No Connection.

Truth Tables

TRANSMITTING								
	INPUTS	OUTPUTS						
RE	DE	DI	Z	Υ				
Х	1	1	0	1				
Х	1	0	1	0				
0	0	Х	High-Z	High-Z				
1	0	Х	High-Z*	High-Z*				


NOTE: *Shutdown Mode (See Note 11).

	RECEIVING								
	INPUTS								
RE	DE Half Duplex	DE Full Duplex	А-В	RO					
0	0	Х	≥ -0.05V	1					
0	0	Х	≤ -0.2V	0					
0	0	Х	Inputs Open/Shorted	1					
1	0	0	Х	High-Z*					
1	1	1	Х	High-Z					


NOTE: *Shutdown Mode (See Note 11).

Typical Operating Circuit

ISL3152E, ISL3155E, ISL3158E



ISL3150E, ISL3153E, ISL3156E (SOIC PIN NUMBERS SHOWN)



Absolute Maximum Ratings

V _{CC} to Ground
Input Voltages
DI, DE, \overline{RE}
Input/Output Voltages
A/Y, B/Z, A, B, Y, Z9V to +13V
A/Y, B/Z, A, B, Y, Z (Transient Pulse Through 100Ω,
Note 16) ±100V
RO0.3V to (V _{CC} +0.3V)
Short Circuit Duration
Y, Z Continuous
ESD Rating See Specification Table

Recommended Operating Conditions

Supply Voltage 5V
Temperature Range40°C to +85°C
Bus Pin Common Mode Voltage Range7V to +12V

Thermal Information

Thermal Resistance (Typical, Note 5)	θ _{JA} (°C/W)
8 Ld SOIC	105
8 Ld MSOP, PDIP*	140
10 Ld MSOP	130
14 Ld SOIC	130
	5

Maximum Junction Temperature (Plastic Package) . +150°C Maximum Storage Temperature Range . . -65°C to +150°C Pb-Free Reflow Profile. see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp

*Pb-free PDIPs can be used for through-hole wave solder processing only. They are not intended for use in Reflow solder processing applications.

CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.

NOTE:

5. θ_{JA} is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications Test Conditions: $V_{CC} = 4.5V$ to 5.5V; Unless Otherwise Specified. Typicals are at $V_{CC} = 5V$, $T_A = +25$ °C (Note 6). Boldface limits apply over the operating temperature range, -40°C to +85°C.

PARAMETER	SYMBOL	TEST CONDITIONS		TEMP (°C)	MIN (Note 14)	TYP	MAX (Note 14)	UNITS
DC CHARACTERISTICS				'		•	1	'
Driver Differential V _{OUT} (No load)	V _{OD1}			Full	-	-	V _{CC}	V
Driver Differential V _{OUT}	V _{OD2}	$R_L = 100\Omega \text{ (RS-422)} \text{ (}$	Figure 1A)	Full	2.8	3.6	-	V
(Loaded)		$R_{L} = 54\Omega \text{ (RS-485) (F)}$	igure 1A)	Full	2.4	3.1	V _{CC}	V
		$R_L = 15\Omega$ (Eight 120 Ω (Note 15)	terminations)	25	-	1.65	-	V
		$R_L = 60\Omega$, $-7V \le V_{CM} \le$ (Figure 1B)	12V	Full	2.4	3	-	V
Change in Magnitude of Driver Differential V _{OUT} for Complementary Output States	ΔV _{OD}	R_L = 54Ω or 100Ω (Figure 1A)		Full	-	0.01	0.2	V
Driver Common-Mode V _{OUT}	V _{OC}	$R_L = 54\Omega$ or 100Ω (Fig	jure 1A)	Full	-	-	3.15	V
Change in Magnitude of Driver Common-Mode V _{OUT} for Complementary Output States	ΔV _{OC}	$R_L = 54\Omega$ or 100Ω (Fig	jure 1A)	Full	-	0.01	0.2	V
Logic Input High Voltage	V _{IH}	DE, DI, RE		Full	2	-	-	V
Logic Input Low Voltage	V _{IL}	DE, DI, RE		Full	-	-	0.8	V
DI Input Hysteresis Voltage	V _{HYS}			25	-	100	-	mV
Logic Input Current	I _{IN1}	DE, DI, RE		Full	-2	-	2	μΑ
Input Current (A, B, A/Y,	I _{IN2}	$DE = OV, V_{CC} = OV \text{ or}$	$V_{IN} = 12V$	Full	-	70	125	μΑ
B/Z)		5.5V	$V_{IN} = -7V$	Full	-75	55	-	μΑ

FN6363.2 intersil July 30, 2009

Electrical Specifications Test Conditions: $V_{CC} = 4.5V$ to 5.5V; Unless Otherwise Specified. Typicals are at $V_{CC} = 5V$, $T_A = +25^{\circ}\text{C}$ (Note 6). **Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)**

PARAMETER	SYMBOL	TEST CONDI	TIONS	TEMP (°C)	MIN (Note 14)	ТҮР	MAX (Note 14)	UNITS
Output Leakage Current	I _{IN3}	$\overline{RE} = OV, DE = OV,$	V _{IN} = 12V	Full	-	1	40	μΑ
(Y, Z) (Full Duplex Versions Only)		$V_{CC} = 0V \text{ or } 5.5V$	$V_{IN} = -7V$	Full	-40	-9	-	μΑ
Output Leakage Current	I_{1N4}	$\overline{RE} = V_{CC}$, $DE = 0V$,	$V_{IN} = 12V$	Full	-	1	20	μΑ
(Y, Z) in Shutdown Mode (Full Duplex)		$V_{CC} = OV \text{ or } 5.5V$	$V_{IN} = -7V$	Full	-20	-9	-	μΑ
Driver Short-Circuit Current, V _O = High or Low	I _{OSD1}	DE = V_{CC} , $-7V \le V_{\gamma}$ or 8)	V _Z ≤ 12V (Note	Full	-	-	±250	mA
Receiver Differential Threshold Voltage	V _{TH}	-7V ≤ V _{CM} ≤ 12V		Full	-200	-90	-50	mV
Receiver Input Hysteresis	ΔV _{TH}	V _{CM} = 0V		25	-	20	-	mV
Receiver Output High Voltage	V _{OH}	$I_O = -8mA$, $V_{ID} = -50mV$		Full	V _{CC} - 1.2	4.3	-	V
Receiver Output Low Voltage	V _{OL}	$I_{O} = -8mA, V_{ID} = -200mV$		Full	-	0.25	0.4	V
Receiver Output Low Current	I _{OL}	$V_O = 1V$, $V_{ID} = -200$ mV		Full	20	28	-	mA
Three-State (High Impedance) Receiver Output Current	I _{OZR}	$0.4V \le V_O \le 2.4V$		Full	-1	0.03	1	μΑ
Receiver Input Resistance	R _{IN}	$-7V \le V_{CM} \le 12V$		Full	96	160	-	kΩ
Receiver Short-Circuit Current	I _{OSR}	$0V \le V_O \le V_{CC}$		Full	±7	65	±85	mA
SUPPLY CURRENT		-			 		 	
No-Load Supply Current (Note 7)	I _{CC}	$\frac{\text{Half Duplex Versions, DE}}{\text{RE}} = \text{X, DI} = \text{OV or V}_{\text{CC}}$		Full	-	650	800	μΑ
		All Versions, DE = 0V, Duplex Versions, DE = DI = 0V or V _{CC}		Full	-	550	700	μА
Shutdown Supply Current	I _{SHDN}	$DE = OV, \overline{RE} = V_{CC}, D$	$I = OV \text{ or } V_{CC}$	Full	-	0.07	3	μΑ
ESD PERFORMANCE								
RS-485 Pins (A, Y, B, Z, A/Y, B/Z)		IEC61000-4-2,	1/2 Duplex	25	-	±16.5	-	kV
D/Z)		Air-Gap Discharge Method	Full Duplex	25	-	±10	-	kV
		IEC61000-4-2, Contact Discharge Method		25	-	±9	-	kV
		Human Body Model, Fr GND	rom Bus Pins to	25	-	±16.5	-	kV
All Pins		Human Body Model, pe Method 3015	er MIL-STD-883	25	-	±7	-	kV
		Machine Model		25	-	400	-	V

intersil FN6363.2 July 30, 2009

Electrical Specifications Test Conditions: $V_{CC} = 4.5V$ to 5.5V; Unless Otherwise Specified. Typicals are at $V_{CC} = 5V$, $T_A = +25$ °C (Note 6). **Boldface limits apply over the operating temperature range**, -40°C to +85°C. (Continued)

	-40 C	to +85°C. (Continued)	1	Г	1	T	ı
PARAMETER	SYMBOL	TEST CONDITIONS	(°C)	MIN (Note 14)	TYP	MAX (Note 14)	UNITS
DRIVER SWITCHING CHAR	ACTERISTI	CS (115kbps Versions; ISL3150E, I	SL3152	2E)			
Driver Differential Output Delay	t _{PLH} , t _{PHL}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	500	970	1300	ns
Driver Differential Output Skew	t _{SKEW}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	-	12	50	ns
Driver Differential Rise or Fall Time	t _R , t _F	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	700	1100	1600	ns
Maximum Data Rate	f _{MAX}	C _D = 820pF (Figure 4) (Note 17)	Full	115	2000	-	kbps
Driver Enable to Output High	t _{ZH}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = GND$ (Figure 3), (Note 9)	Full	-	300	600	ns
Driver Enable to Output Low	t _{ZL}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}$ (Figure 3), (Note 9)	Full	-	130	500	ns
Driver Disable from Output Low	t _{LZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 3)	Full	-	50	65	ns
Driver Disable from Output High	t _{HZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 3)	Full	-	35	60	ns
Time to Shutdown	t _{SHDN}	(Note 11)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	^t ZH(SHDN)	$R_L = 500\Omega$, $C_L = 100pF$, $SW = GND$ (Figure 3), (Notes 11, 12)	Full	-	-	250	ns
Driver Enable from Shutdown to Output Low	t _{ZL} (SHDN)	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}$ (Figure 3), (Notes 11, 12)	Full	-	-	250	ns
DRIVER SWITCHING CHAR	ACTERISTI	CS (1Mbps Versions; ISL3153E, IS	L3155E)	•		
Driver Differential Output Delay	t _{PLH} , t _{PHL}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	150	270	400	ns
Driver Differential Output Skew	t _{SKEW}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	-	3	10	ns
Driver Differential Rise or Fall Time	t _R , t _F	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	150	325	450	ns
Maximum Data Rate	f _{MAX}	C _D = 820pF (Figure 4) (Note 17)	Full	1	8	-	Mbps
Driver Enable to Output High	t _{ZH}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = GND$ (Figure 3), (Note 9)	Full	-	110	200	ns
Driver Enable to Output Low	t _{ZL}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}$ (Figure 3), (Note 9)	Full	-	60	200	ns
Driver Disable from Output Low	t _{LZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 3)	Full	-	50	65	ns
Driver Disable from Output High	t _{HZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 3)	Full	-	35	60	ns
Time to Shutdown	t _{SHDN}	(Note 11)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	^t ZH(SHDN)	$R_L = 500\Omega$, $C_L = 100pF$, $SW = GND$ (Figure 3), (Notes 11, 12)	Full	-	-	250	ns
Driver Enable from Shutdown to Output Low	^t ZL(SHDN)	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}$ (Figure 3), (Notes 11, 12)	Full	-	-	250	ns

intersil FN6363.2 July 30, 2009

Electrical Specifications

Test Conditions: $V_{CC} = 4.5V$ to 5.5V; Unless Otherwise Specified. Typicals are at $V_{CC} = 5V$, $T_A = +25$ °C (Note 6). **Boldface limits apply over the operating temperature range**, **-40**°C **to** +85°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 14)	ТҮР	MAX (Note 14)	UNITS
DRIVER SWITCHING CHAR	ACTERISTI	CS (20Mbps Versions; ISL3156E, I	SL3158	E)			
Driver Differential Output Delay	t _{PLH} , t _{PHL}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	-	21	30	ns
Driver Differential Output Skew	t _{SKEW}	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	-	0.2	3	ns
Driver Differential Rise or Fall Time	t _R , t _F	$R_{DIFF} = 54\Omega$, $C_L = 100pF$ (Figure 2)	Full	-	12	16	ns
Maximum Data Rate	f _{MAX}	C _D = 470pF (Figure 4) (Note 17)	Full	20	55	-	Mbps
Driver Enable to Output High	t _{ZH}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = GND$ (Figure 3), (Note 9)	Full	-	30	45	ns
Driver Enable to Output Low	t _{ZL}	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}$ (Figure 3), (Note 9)	Full	-	28	45	ns
Driver Disable from Output Low	t _{LZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 3)	Full	-	50	65	ns
Driver Disable from Output High	t _{HZ}	$R_L = 500\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 3)	Full	-	38	60	ns
Time to Shutdown	t _{SHDN}	(Note 11)	Full	60	160	600	ns
Driver Enable from Shutdown to Output High	t _{ZH} (SHDN)	$R_L = 500\Omega$, $C_L = 100pF$, $SW = GND$ (Figure 3), (Notes 11, 12)	Full	-	-	200	ns
Driver Enable from Shutdown to Output Low	^t ZL(SHDN)	$R_L = 500\Omega$, $C_L = 100pF$, $SW = V_{CC}$ (Figure 3), (Notes 11, 12)	Full	-	-	200	ns
RECEIVER SWITCHING CH	ARACTERIS	TICS (115kbps and 1Mbps Version	s; ISL3	150E throug	gh ISL3	155E)	
Maximum Data Rate	f _{MAX}	(Figure 5) (Note 17)	Full	1	12	-	Mbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(Figure 5)	Full	-	100	150	ns
Receiver Skew t _{PLH} - t _{PHL}	t _{SKD}	(Figure 5)	Full	-	4	10	ns
Receiver Enable to Output Low	t _{ZL}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6), (Note 10)	Full	-	9	20	ns
Receiver Enable to Output High	^t ZH	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 6), (Note 10)	Full	-	7	20	ns
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6)	Full	-	8	15	ns
Receiver Disable from Output High	t _{HZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 6)	Full	-	8	15	ns
Time to Shutdown	^t SHDN	(Note 11)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	[†] ZH(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 6), (Notes 11, 13)	Full	-	-	200	ns
Receiver Enable from Shutdown to Output Low	^t ZL(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6), (Notes 11, 13)	Full	-	-	200	ns
RECEIVER SWITCHING CH	ARACTERIS	TICS (20Mbps Versions; ISL3156E	, ISL31!	58E)	•		•
Maximum Data Rate	f _{MAX}	(Figure 5) (Note 17)	Full	20	30	-	Mbps
Receiver Input to Output Delay	t _{PLH} , t _{PHL}	(Figure 5)	Full	-	33	45	ns

Electrical Specifications

Test Conditions: $V_{CC} = 4.5V$ to 5.5V; Unless Otherwise Specified. Typicals are at $V_{CC} = 5V$, $T_A = +25^{\circ}C$ (Note 6). Boldface limits apply over the operating temperature range, -40°C to +85°C. (Continued)

PARAMETER	SYMBOL	TEST CONDITIONS	TEMP (°C)	MIN (Note 14)	ТҮР	MAX (Note 14)	UNITS
Receiver Skew t _{PLH} - t _{PHL}	t _{SKD}	(Figure 5)	Full	-	2.5	5	ns
Receiver Enable to Output Low	t _{ZL}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6), (Note 10)	Full	-	8	15	ns
Receiver Enable to Output High	t _{ZH}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 6), (Note 10)	Full	-	7	15	ns
Receiver Disable from Output Low	t _{LZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6)	Full	-	8	15	ns
Receiver Disable from Output High	t _{HZ}	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 6)	Full	-	8	15	ns
Time to Shutdown	t _{SHDN}	(Note 11)	Full	60	160	600	ns
Receiver Enable from Shutdown to Output High	^t ZH(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = GND$ (Figure 6), (Notes 11, 13)	Full	-	-	200	ns
Receiver Enable from Shutdown to Output Low	^t ZL(SHDN)	$R_L = 1k\Omega$, $C_L = 15pF$, $SW = V_{CC}$ (Figure 6), (Notes 11, 13)	Full	-		200	ns

NOTES:

- 6. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.
- 7. Supply current specification is valid for loaded drivers when DE = 0V.
- 8. Applies to peak current. See "Typical Performance Curves" beginning on page 14 for more information.
- 9. Keep $\overline{RE} = 0$ to prevent the device from entering SHDN.
- 10. The RE signal high time must be short enough (typically <100ns) to prevent the device from entering SHDN.
- 11. Transceivers are put into shutdown by bringing $\overline{\text{RE}}$ high and DE low. If the inputs are in this state for less than 60ns, the parts are guaranteed not to enter shutdown. If the inputs are in this state for at least 600ns, the parts are guaranteed to have entered shutdown. See "Low Power Shutdown Mode" on page 13.
- 12. Keep $\overline{RE} = VCC$, and set the DE signal low time >600ns to ensure that the device enters SHDN.
- 13. Set the \overline{RE} signal high time >600ns to ensure that the device enters SHDN.
- 14. Parameters with MIN and/or MAX limits are 100% tested at +25°C, unless otherwise specified. Temperature limits established by characterization and are not production tested.
- 15. See Figure 8 for more information, and for performance over-temperature.
- 16. Tested according to TIA/EIA-485-A, Section 4.2.6 (±100V for 15µs at a 1% duty cycle).
- 17. Limits established by characterization and are not production tested.

Test Circuits and Waveforms




FIGURE 1A. VOD AND VOC





FIGURE 1B. V_{OD} WITH COMMON MODE LOAD

FIGURE 1. DC DRIVER TEST CIRCUITS

Test Circuits and Waveforms (Continued)







FIGURE 2A. TEST CIRCUIT

FIGURE 2B. MEASUREMENT POINTS

FIGURE 2. DRIVER PROPAGATION DELAY AND DIFFERENTIAL TRANSITION TIMES




PARAMETER	ОИТРИТ	RE	DI	sw	C _L (pF)
t _{HZ}	Y/Z	Х	1/0	GND	15
t _{LZ}	Y/Z	Х	0/1	V_{CC}	15
t _{ZH}	Y/Z	0 (Note 9)	1/0	GND	100
t _{ZL}	Y/Z	0 (Note 9)	0/1	V_{CC}	100
t _{ZH} (SHDN)	Y/Z	1 (Note 12)	1/0	GND	100
^t ZL(SHDN)	Y/Z	1 (Note 12)	0/1	V _{CC}	100

3V DE 1.5V NOTE 10 ov tzH, tzH(SHDN) tHZ **OUTPUT HIGH** NOTE 10 V_{OH} - 0.5V OUT (Y, Z) ov t_{ZL} , $t_{ZL(SHDN)}$ t_{LZ} NOTE 10 v_{cc} OUT (Y, Z) 2.3V V_{OL} + 0.5V _{VOL} **OUTPUT LOW**

FIGURE 3A. TEST CIRCUIT

FIGURE 3B. MEASUREMENT POINTS

FIGURE 3. DRIVER ENABLE AND DISABLE TIMES







FIGURE 4A. TEST CIRCUIT

FIGURE 4B. MEASUREMENT POINTS

FIGURE 4. DRIVER DATA RATE

Test Circuits and Waveforms (Continued)







FIGURE 5A. TEST CIRCUIT

FIGURE 5B. MEASUREMENT POINTS

FIGURE 5. RECEIVER PROPAGATION DELAY AND DATA RATE



PARAMETER	DE	Α	sw
t _{HZ}	0	+1.5V	GND
t _{LZ}	0	-1.5V	V_{CC}
t _{ZH} (Note 10)	0	+1.5V	GND
t _{ZL} (Note 10)	0	-1.5V	V _{CC}
t _{ZH(SHDN)} (Note 13)	0	+1.5V	GND
t _{ZL(SHDN)} (Note 13)	0	-1.5V	V _{CC}




FIGURE 6A. TEST CIRCUIT

FIGURE 6B. MEASUREMENT POINTS

FIGURE 6. RECEIVER ENABLE AND DISABLE TIMES

intersil

Application Information

RS-485 and RS-422 are differential (balanced) data transmission standards used for long haul or noisy environments. RS-422 is a subset of RS-485, so RS-485 transceivers are also RS-422 compliant. RS-422 is a point-to-multipoint (multidrop) standard, which allows only one driver and up to 10 (assuming one unit load devices) receivers on each bus. RS-485 is a true multipoint standard, which allows up to 32 one unit load devices (any combination of drivers and receivers) on each bus. To allow for multipoint operation, the RS-485 specification requires that drivers must handle bus contention without sustaining any damage.

Another important advantage of RS-485 is the extended common mode range (CMR), which specifies that the driver outputs and receiver inputs withstand signals that range from +12V to -7V. RS-422 and RS-485 are intended for runs as long as 4000', so the wide CMR is necessary to handle ground potential differences, as well as voltages induced in the cable by external fields.

Receiver (Rx) Features

These devices utilize a differential input receiver for maximum noise immunity and common mode rejection. Input sensitivity is better than ± 200 mV, as required by the RS-422 and RS-485 specifications.

Rx outputs feature high drive levels (typically 28mA @ V_{OL} = 1V) to ease the design of optically coupled isolated interfaces.

Receiver input resistance of $96k\Omega$ surpasses the RS-422 specification of $4k\Omega$ and is eight times the RS-485 "Unit Load (UL)" requirement of $12k\Omega$ minimum. Thus, these products are known as "one-eighth UL" transceivers, and there can be up to 256 of these devices on a network while still complying with the RS-485 loading specification.

Rx inputs function with common mode voltages as great as $\pm 7V$ outside the power supplies (i.e., $\pm 12V$ and $\pm 7V$), making them ideal for long networks where induced voltages are a realistic concern.

All the receivers include a "full fail-safe" function that guarantees a high level receiver output if the receiver inputs are unconnected (floating), shorted together, or connected to a terminated bus with all the transmitters disabled.

Receivers easily meet the data rates supported by the corresponding driver, and all receiver outputs are three-statable via the active low $\overline{\text{RE}}$ input.

Driver (Tx) Features

The RS-485/RS-422 driver is a differential output device that delivers at least 2.4V across a 54 Ω load (RS-485), and at least 2.8V across a 100 Ω load (RS-422). The drivers feature low propagation delay skew to maximize bit width, and to minimize EMI, and all drivers are three-statable via the active high DE input.

12

The 115kbps and 1Mbps driver outputs are slew rate limited to minimize EMI, and to minimize reflections in unterminated or improperly terminated networks. Outputs of the ISL3156E and ISL3158E drivers are not limited, so faster output transition times allow data rates of at least 20Mbps.

HIGH V_{OD} IMPROVES NOISE IMMUNITY AND FLEXIBILITY

The ISL315xE driver design delivers larger differential output voltages (V_{OD}) than the RS-485 standard requires, or than most RS-485 transmitters can deliver. The minimum $\pm 2.4V$ V_{OD} guarantees at least ± 900 mV more noise immunity than networks built using standard 1.5V V_{OD} transmitters.

Another advantage of the large V_{OD} is the ability to drive more than two bus terminations, which allows for utilizing the ISL315xE in "star" and other multi-terminated, "nonstandard" network topologies. Figure 8, details the transmitter's V_{OD} vs I_{OUT} characteristic, and includes load lines for six (20Ω) and eight (15Ω) 120 Ω terminations. The figure shows that the driver typically delivers 1.65/1.5V into 6/8 terminations, even at the worst case temperature of +85°C. The RS-485 standard requires a minimum 1.5V V_{OD} into two terminations, but the ISL315xE delivers RS-485 voltage levels with 3x to 4x the number of terminations.

Hot Plug Function

When a piece of equipment powers up, there is a period of time where the processor or ASIC driving the RS-485 control lines (DE, $\overline{\text{RE}}$) is unable to ensure that the RS-485 Tx and Rx outputs are kept disabled. If the equipment is connected to the bus, a driver activating prematurely during power-up may crash the bus. To avoid this scenario, the ISL315xE devices incorporate a "Hot Plug" function. Circuitry monitoring V_{CC} ensures that, during power-up and power-down, the Tx and Rx outputs remain disabled, regardless of the state of DE and $\overline{\text{RE}}$, if V_{CC} is less than ~3.4V. This gives the processor/ASIC a chance to stabilize and drive the RS-485 control lines to the proper states.




FIGURE 7. HOT PLUG PERFORMANCE (ISL315xE) vs ISL83088E WITHOUT HOT PLUG CIRCUITRY

intersil FN6363.2
July 30, 2009

ESD Protection

All pins on these devices include class 3 (>7kV) Human Body Model (HBM) ESD protection structures, but the RS-485 pins (driver outputs and receiver inputs) incorporate advanced structures allowing them to survive ESD events in excess of ±16.5kV HBM and ± 16.5 kV (1/2 duplex) IEC61000-4-2. The RS-485 pins are particularly vulnerable to ESD strikes because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up, and without degrading the RS-485 common mode range of -7V to +12V. This built-in ESD protection eliminates the need for board level protection structures (e.g., transient suppression diodes), and the associated, undesirable capacitive load they present.

IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-485 pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The IEC61000 standard's lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-485 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-485 port.

AIR-GAP DISCHARGE TEST METHOD

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. The ISL315xE 1/2 duplex RS-485 pins withstand ± 16.5 kV air-gap discharges.

CONTACT DISCHARGE TEST METHOD

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than $\pm 9 \text{kV}$. The RS-485 pins of all the ISL315xE versions survive $\pm 9 \text{kV}$ contact discharges.

Data Rate, Cables, and Terminations

RS-485/RS-422 are intended for network lengths up to 4000', but the maximum system data rate decreases as the transmission length increases. Devices operating at 20Mbps are limited to lengths less than 100', while the 115kbps versions can operate at full data rates with lengths of several 1000'.

Twisted pair is the cable of choice for RS-485/RS-422 networks. Twisted pair cables tend to pick up noise and other electromagnetically induced voltages as common mode signals, which are effectively rejected by the differential receivers in these ICs.

Proper termination is imperative, when using the 20Mbps devices, to minimize reflections. Short networks using the 115kbps versions need not be terminated, but, terminations are recommended unless power dissipation is an overriding concern.

In point-to-point, or point-to-multipoint (single driver on bus) networks, the main cable should be terminated in its characteristic impedance (typically 120Ω) at the end farthest from the driver. In multi-receiver applications, stubs connecting receivers to the main cable should be kept as short as possible. Multipoint (multi-driver) systems require that the main cable be terminated in its characteristic impedance at both ends. Stubs connecting a transceiver to the main cable should be kept as short as possible.

Built-In Driver Overload Protection

As stated previously, the RS-485 specification requires that drivers survive worst case bus contentions undamaged. These devices meet this requirement via driver output short circuit current limits, and on-chip thermal shutdown circuitry.

The driver output stages incorporate short circuit current limiting circuitry which ensures that the output current never exceeds the RS-485 specification, even at the common mode voltage range extremes.

In the event of a major short circuit condition, devices also include a thermal shutdown feature that disables the drivers whenever the die temperature becomes excessive. This eliminates the power dissipation, allowing the die to cool. The drivers automatically re-enable after the die temperature drops about 15°C. If the contention persists, the thermal shutdown/re-enable cycle repeats until the fault is cleared. Receivers stay operational during thermal shutdown.

Low Power Shutdown Mode

These CMOS transceivers all use a fraction of the power required by their bipolar counterparts, but they also include a shutdown feature that reduces the already low quiescent I_{CC} to a 70nA trickle. These devices enter shutdown whenever the receiver and driver are *simultaneously* disabled ($\overline{RE} = V_{CC}$ and DE = GND) for a period of at least 600ns. Disabling both the driver and the receiver for less than 60ns guarantees that the transceiver will not enter shutdown.

Note that receiver and driver enable times increase when the transceiver enables from shutdown. Refer to Notes 9, 10, 11, 12 and 13, at the end of the "Electrical Specification" table on page 9, for more information.

Typical Performance Curves V_{CC} = 5V, T_A = +25°C; Unless Otherwise Specified.




FIGURE 8. DRIVER OUTPUT CURRENT vs DIFFERENTIAL OUTPUT VOLTAGE




FIGURE 9. DRIVER DIFFERENTIAL OUTPUT VOLTAGE VS TEMPERATURE




FIGURE 10. DRIVER OUTPUT CURRENT VS SHORT CIRCUIT VOLTAGE




FIGURE 12. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3150E, ISL3152E)




FIGURE 11. SUPPLY CURRENT vs TEMPERATURE




FIGURE 13. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL3150E, ISL3152E)

intersil FN6363.2 July 30, 2009

Typical Performance Curves $V_{CC} = 5V_r T_A = +25^{\circ}C$; Unless Otherwise Specified. (Continued)




FIGURE 14. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3153E, ISL3155E)




FIGURE 16. DRIVER DIFFERENTIAL PROPAGATION DELAY vs TEMPERATURE (ISL3156E, ISL3158E)




FIGURE 18. DRIVER AND RECEIVER WAVEFORMS, (ISL3150E, ISL3152E)




FIGURE 15. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL3153E, ISL3155E)




FIGURE 17. DRIVER DIFFERENTIAL SKEW vs TEMPERATURE (ISL3156E, ISL3158E)




FIGURE 19. DRIVER AND RECEIVER WAVEFORMS, (ISL3153E, ISL3155E)

15 intersil

Typical Performance Curves $V_{CC} = 5V$, $T_A = +25$ °C; Unless Otherwise Specified. (Continued)




FIGURE 20. DRIVER AND RECEIVER WAVEFORMS, (ISL3156E, ISL3158E)




FIGURE 21. RECEIVER OUTPUT CURRENT vs RECEIVER OUTPUT VOLTAGE

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND

TRANSISTOR COUNT:

530

PROCESS:

Si Gate BiCMOS

Revision History

The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev.

DATE	REVISION	CHANGE
6/30/09	FN6363.2	Converted to New Intersil Template. Rev 2 Changes are as follows: Page 1 - Introduction was reworded in order to fit graphs. Features Section by listing only key features. Added performance graphs. Page 2 - Updated Ordering information by numbering all notes and referencing them on each part. Added MSL Note as new standard with linked parts to device info page. Updated Pinout name to Pin Configurations with Pin Descriptions following on page 3. Page 5 - Added Boldface limit verbiage in Elect. spec table and bolded Min and Max over-temp limits. Page 17 - Added Revision History and Products information with all links included.
1/17/08	FN6363.1	Added 8 Ld PDIP to ordering information, POD and Thermal resistance. Applied Intersil Standards as follows: Updated ordering information with Notes for tape and reel reference, pb-free PDIP and lead finish. Added pb-free reflow link and pb-free note to Thermal Information. Added E8.3 POD.
2/20/07	FN6363.0	Cosmetic edit to the ISL315xE data sheet, no rev, no date change, no formal per Denise Scarborough. Removed both commas in this sentence in the first paragraph: "Each driver output, and receiver input, is protected against ±16.5kV ESD strikes without latch-up."
12/14/06	FN6363.0	Initial Release to web

Products


Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families.

*For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL3150E, ISL3153E, ISL3155E, <a href="ISL3155

To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff

FITs are available from our website at http://rel.intersil.com/reports/search.php

Mini Small Outline Plastic Packages (MSOP)



NOTES:


- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- 5. Formed leads shall be planar with respect to one another within 0.10mm (0.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane -H .
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only.

M8.118 (JEDEC MO-187AA) 8 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.010	0.014	0.25	0.36	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.026	BSC	0.65 BSC		-
Е	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037	REF	0.95 REF		-
N	8	3	8		7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
0	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-
α	0°	6 ⁰	0°	6 ⁰	-

Rev. 2 01/03

Mini Small Outline Plastic Packages (MSOP)



NOTES:


- These package dimensions are within allowable dimensions of JEDEC MO-187BA.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1994.
- Dimension "D" does not include mold flash, protrusions or gate burrs and are measured at Datum Plane. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E1" does not include interlead flash or protrusions and are measured at Datum Plane. -H- Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- Formed leads shall be planar with respect to one another within 0.10mm (.004) at seating Plane.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- 10. Datums -A and -B to be determined at Datum plane
- 11. Controlling dimension: MILLIMETER. Converted inch dimensions are for reference only

M10.118 (JEDEC MO-187BA)
10 LEAD MINI SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.037	0.043	0.94	1.10	-
A1	0.002	0.006	0.05	0.15	-
A2	0.030	0.037	0.75	0.95	-
b	0.007	0.011	0.18	0.27	9
С	0.004	0.008	0.09	0.20	-
D	0.116	0.120	2.95	3.05	3
E1	0.116	0.120	2.95	3.05	4
е	0.020	BSC	0.50 BSC		-
Е	0.187	0.199	4.75	5.05	-
L	0.016	0.028	0.40	0.70	6
L1	0.037	REF	0.95 REF		-
N	1	0	1	0	7
R	0.003	-	0.07	-	-
R1	0.003	-	0.07	-	-
θ	5 ⁰	15 ⁰	5 ⁰	15 ⁰	-
α	0°	6 ⁰	0°	6 ⁰	-

Rev. 0 12/02

Small Outline Plastic Packages (SOIC)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M14.15 (JEDEC MS-012-AB ISSUE C)
14 LEAD NARROW BODY SMALL OUTLINE PLASTIC
PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.3367	0.3444	8.55	8.75	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	14		1	4	7
α	0°	8º	0°	8°	-

Rev. 0 12/93

Dual-In-Line Plastic Packages (PDIP)



NOTES:


- Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95.
- 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3.
- D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm).
- E and e_A are measured with the leads constrained to be perpendicular to datum -C-.
- 7. e_B and e_C are measured at the lead tips with the leads unconstrained. e_C must be zero or greater.
- B1 maximum dimensions do not include dambar protrusions.
 Dambar protrusions shall not exceed 0.010 inch (0.25mm).
- 9. N is the maximum number of terminal positions.
- Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm).

E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE

	INCHES N		MILLIM	MILLIMETERS	
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.210	-	5.33	4
A1	0.015	-	0.39	-	4
A2	0.115	0.195	2.93	4.95	-
В	0.014	0.022	0.356	0.558	-
B1	0.045	0.070	1.15	1.77	8, 10
С	0.008	0.014	0.204	0.355	-
D	0.355	0.400	9.01	10.16	5
D1	0.005	-	0.13	-	5
Е	0.300	0.325	7.62	8.25	6
E1	0.240	0.280	6.10	7.11	5
е	0.100	BSC	2.54	BSC	-
e _A	0.300	BSC	7.62 BSC		6
e _B	-	0.430	-	10.92	7
L	0.115	0.150	2.93	3.81	4
N	8	3	8		9

Rev. 0 12/93

Small Outline Plastic Packages (SOIC)



NOTES:

- 1. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- 3. Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- 4. Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.25mm (0.010 inch) per
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- 9. The lead width "B", as measured 0.36mm (0.014 inch) or greater above the seating plane, shall not exceed a maximum value of 0.61mm (0.024 inch).
- 10. Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M8.15 (JEDEC MS-012-AA ISSUE C) **8 LEAD NARROW BODY SMALL OUTLINE PLASTIC PACKAGE**

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	0.0532	0.0688	1.35	1.75	-
A1	0.0040	0.0098	0.10	0.25	-
В	0.013	0.020	0.33	0.51	9
С	0.0075	0.0098	0.19	0.25	-
D	0.1890	0.1968	4.80	5.00	3
E	0.1497	0.1574	3.80	4.00	4
е	0.050	BSC	1.27 BSC		-
Н	0.2284	0.2440	5.80	6.20	-
h	0.0099	0.0196	0.25	0.50	5
L	0.016	0.050	0.40	1.27	6
N	8	8		3	7
α	0°	8°	0°	8°	-

Rev. 1 6/05

For additional products, see www.intersil.com/product-tree

Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com

FN6363.2 intersil

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RS-422/RS-485 Interface IC category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

WS3088EESA-GEC ADM2687EBRIZ-RL7 MAX489CPD+ MAX491EPD+ MAX488EEPA+ MAX3080CPD+ MXL1535EEWI+

SN65LBC173DR MAX490ESA+T LTM2881IY-3#PBF LT1791CN#PBF LTM2881CY-3#PBF LTC2857IMS8-2#PBF LT1791ACN#PBF

MAX1487CUA+T XR3074XID-F XR3082XID-F SP1481EEN-L SN75ALS173NSR ADM3491ARZ-REEL ADM485JN ADM1485ANZ

ADM1485ARMZ ADM1485JNZ ADM2682EBRIZ ADM3076EARZ-REEL7 ADM489ABRZ ADM3070EYRZ ADM4850ACPZ-REEL7

ADM4850ARMZ-REEL7 ADM485ANZ ADM485ANZ ADM485JNZ ADM488ANZ ADM489ANZ ADM489ARUZ ADM3485ARZ
REEL7 ADM3486EARZ-REEL7 ADM3488EARZ-REEL7 ADM3490ARZ ADM3493ARZ ADM4856ARZ-REEL7 ADM487EARZ-REEL7

ADM488ABRZ ADM1486ARZ ADM1490EBRZ-REEL7 ADM3485ARZ ADM3490ARZ-REEL7 ADM3490EARZ-REEL7

ADM4850ARZ