

Description

The 9DML4493A is a 4-input, 4-output clock multiplexer. It can also operate as a dual 2-input, 2-output clock multiplexer. It has very low additive phase jitter and is suitable for all PCle data rates. Pin straps configure the device, making it ideal for applications where a serial configuration bus is not available.

The device supports today's complex system power sequencing requirements with Power Down Tolerant and Flexible Power Sequencing features.

Typical Applications

- Servers
- Storage
- Networking
- High-Performance computing
- Accelerators


Key Specifications

- · Additive phase jitter:
 - 12fs RMS typical (PCIe Gen5 CC at 100MHz)
 - 66fs RMS typical (12kHz-20MHz at 156.25M)
- Supports PCle Gen1–5 PCle Refclk requirements
- Supports PCle CC and IR (SRIS, SRNS) timing architectures
- Propagation delay < 1.2ns typical

Features

- Four differential inputs support LVPECL, LVDS, HCSL or LVCMOS reference clocks
- Flexible Power Sequencing (FPS) ensures good behavior when powered up without input clock, or when the input clock is present without power
- Power-Down Tolerant (PDT) inputs: CLK_SEL_tri, OE pins, IOA_tri, IOB_tri, ZOUTSEL may be driven when the 9DML4493 is not powered up
- Accepts input frequencies ranging from 1PPS (1Hz) to 350MHz
- Strapping pin selects differential output impedances of 100Ω or 85Ω , saving up to 16 resistors
- Three pin-selectable output amplitudes per bank
- Pin selectable 4:4 mode or dual 2:2 MUX mode
- Glitch-free output enable pins for each output
- Spread spectrum tolerant
- Voltage supply of 1.8V, 2.5V, or 3.3V
- -40°C to +85°C ambient operating temperature
- 5 × 5 mm 32-VFQFPN package

Block Diagram






Contents

Description	1
Typical Applications	
Key Specifications	1
Features	1
Block Diagram	1
Pin Assignments	3
Clock Input Bias Network	3
Pin Descriptions	4
Absolute Maximum Ratings	6
Electrical Characteristics	7
Fest Loads	. 19
Alternate Terminations	. 19
Phase Jitter Test Loads	. 20
Package Outline Drawings	. 21
Thermal Characteristics	. 21
Marking Diagram	. 21
Ordering Information	. 21
Revision History	



Pin Assignments


Figure 1. Pin Assignments for 5 × 5 mm 32-VFQFPN Package – Top View



32-pin VFQFPN, 5 x 5 mm, 0.5mm pitch

^ prefix indicates internal pull-up resistor
v prefix indicates internal pull-down resistor
^v prefix indicates internal pull-up and pull-down resistor biasing to VDD/2

Clock Input Bias Network





Pin Descriptions

Table 1. Pin Descriptions

Number	Name	Туре	Description
1	vOEA1	Input	Active high input for enabling output 1 of bank A. This pin has internal pull-down. 0 =disable output low, 1 = enable output.
2	^vIOA_tri	Input	Sets nominal amplitude of Bank A outputs. This is a tri-level input with internal pull-up and pull down resistors. See Output Amplitude Select, High Impedance Loads table for details.
3	CLKA0	Output	True output of bank A clock 0.
4	CLKA0#	Output	Complementary output of bank A clock 0.
5	VDDO_A	Power	Power supply for output group A.
6	CLKA1	Output	True output of bank A clock 1.
7	CLKA1#	Output	Complementary output of bank A clock 1.
8	^vCLK_SEL0_tri	Input	Input clock selection pin. This is a tri-level input with internal pull-up and pull-down resistors that bias the pin to VDD/2 when left open. See the Input Select table for details.
9	CLKIN3	Input	True side of differential input clock 3.
10	CLKIN3#	Input	Complementary side of differential input clock 3.
11	VDDCLK3	Power	Power supply for clock input 3.
12	VDDCORE	Power	Power supply for core logic.
13	^ZOUTSEL	Input	Input to select differential output impedance. This input has an internal pull-up resistor. See the Output Impedance Select table for details.
14	VDDCLK2	Power	Power supply for clock input 2.
15	CLKIN2#	Input	Complementary side of differential input clock 2.
16	CLKIN2	Input	True side of differential input clock 2.
17	^vCLK_SEL1_tri	Input	Input clock selection pin. This is a tri-level input with internal pull-up and pull-down resistors that bias the pin to VDD/2 when left open. See the Input Select table for details.
18	CLKB1#	Output	Complementary output of bank B clock 1.
19	CLKB1	Output	True output of bank B clock 1.
20	VDDO_B	Power	Power supply for output group B.
21	CLKB0#	Output	Complementary output of bank B clock 0.
22	CLKB0	Output	True output of bank B clock 0.
23	^vIOB_tri	Input	Sets nominal amplitude of Bank B outputs. This is a tri-level input with internal pull-up and pull-down resistors. See Output Amplitude Select, High Impedance Loads table for details.
24	vOEB1	Input	Active high input for enabling output 1 of bank B. This pin has internal pull-down. 0 = disable output low, 1 = enable output.
25	CLKIN1	Input	True side of differential input clock 1.
26	CLKIN1#	Input	Complementary side of differential input clock 1.
27	VDDCLK1	Power	Power supply for clock input 1.
28	vOEB0	Input	Active high input for enabling output 0 of bank B. This pin has internal pull-down. 0 = disable output low, 1 = enable output.



Table 1. Pin Descriptions (Cont.)

Number	Name	Туре	Description
29	vOEA0	Input	Active high input for enabling output 0 of bank A. This pin has internal pull-down. 0 =disable output low, 1 = enable output.
30	VDDCLK0	Power	Power supply for clock input 0.
31	CLKIN0#	Input	Complementary side of differential input clock 0.
32	CLKIN0	Input	True side of differential input clock 0.
33	EPAD	GND	Connect to ground.

Table 2. Power Management

OExx Pin	CLKINx	CLKA[1:0], CLKB[1:0]			
OEXX FIII	CERIIIX	True Output	Complementary Output		
1	Running	Running	Running		
0	Running	Low	Low		

Table 3. Power Connections

Pin N	umber	Donorintian
VDD	GND	Description
5	33 (EPAD)	Output Bank A
11	33 (EPAD)	Input CLK3
12	33 (EPAD)	Core Logic
14	33 (EPAD)	Input CLK2
20	33 (EPAD)	Output Bank B
27	33 (EPAD)	Input CLK1
30	33 (EPAD)	Input CLK0

Table 4. Input Select

CLK_SEL0_tri	CLK_SEL1_tri	Description
0	0	CLK0 drives Bank A and B.
0	1	CLK1 drives Bank A and B.
1	0	CLK2 drives Bank A and B.
1	1	CLK3 drives Bank A and B.
М	M	Reserved.
М	0	CLK0 drives Bank A and CLK1 drives Bank B.



Table 4. Input Select

CLK_SEL0_tri	CLK_SEL1_tri	Description
M	1	CLK0 drives Bank A and CLK2 drives Bank B.
0	M	CLK3 drives Bank A and CLK1 drives Bank B.
1	M	CLK3 drives Bank A and CLK2 drives Bank B.

Table 5. Output Impedance Select

ZOUTSEL	Differential Output Impedance (Ω)
0	85 (42.5 single-ended)
1	100 (50 single-ended)

Table 6. Output Amplitude Select, High Impedance Loads

IOA_tri, IOB_tri	2.5V or 3.3V Operation	1.8V Operation
M	750mV nominal Vhigh	700mV nominal Vhigh
0	825mV nominal Vhigh	750mV nominal Vhigh
1	925mV nominal Vhigh	825mV nominal Vhigh

Absolute Maximum Ratings

The absolute maximum ratings are stress ratings only. Stresses greater than those listed below can cause permanent damage to the device. Functional operation of the 9DML4493A at absolute maximum ratings is not implied. Exposure to absolute maximum rating conditions may affect device reliability.

Table 7. Absolute Maximum Ratings

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Supply Voltage	V _{DDx}	With respect to ground.	-	-	3.63	V	1,2
Input Voltage	V _{IN}		-0.5	-	V _{DD} + 0.5	V	1
Continuous Current	I _O	CLK output pins.	-	-	40	mA	1
Surge Current	I _O	CLK output pins.	-	-	60	mA	1
Storage Temperature	T _S		-65	-	150	°C	1
Junction Temperature	T _J		-	-	125	°C	1
Soldering Temperature	T _{LD}	10 seconds maximum.	-	-	260	°C	1
Input ESD Protection	ESD Prot	Human Body Model.	2000	-	-	V	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.



Electrical Characteristics

 $T_A = T_{AMR}$, supply voltages per normal operation conditions. See Test Loads for loading conditions.

Table 8. PCIe Refclk Jitter

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
	tjphPCleG1-CC	PCle Gen 1 (2.5 GT/s)	_	1.1	2.08	86	ps (p-p)	1,2
Additive PCIe Refclk Jitter	4	PCle Gen 2 Lo Band (5.0 GT/s)	_	0.020	0.033	3.1	ps (RMS)	1,2
(Common Clocked	^t jphPCIeG2-CC	PCle Gen 2 Hi Band (5.0 GT/s)	_	0.080	0.140	3	ps (RMS)	1,2
Architecture)	t _{jphPCleG3-CC}	PCIe Gen 3 (8.0 GT/s)	_	0.043	0.071	1	ps (RMS)	1,2,3
VDD = 1.8V	t _{jphPCleG4-CC}	PCIe Gen 4 (16.0 GT/s)	_	0.043	0.071	0.4	ps (RMS)	1,2,3,4
	t _{jphPCleG5-CC}	PCIe Gen 5 (32.0 GT/s)	_	0.017	0.028	0.08	ps (RMS)	1,2,3,5
	t _{jphPCleG1-CC}	PCIe Gen 1 (2.5 GT/s)	_	0.750	1.100	86	ps (p-p)	1,2
Additive PCIe Refclk Jitter	tu nou co co	PCIe Gen 2 Lo Band (5.0 GT/s)	_	0.016	0.021	3.1	ps (RMS)	1,2
(Common Clocked	^t jphPCIeG2-CC	PCIe Gen 2 Hi Band (5.0 GT/s)	_	0.060	0.100	3	ps (RMS)	1,2
Architecture)	tjphPCleG3-CC	PCIe Gen 3 (8.0 GT/s)	_	0.031	0.041	1	ps (RMS)	1,2,3
VDD = 2.5V or 3.3V	t _{jphPCleG4-CC}	PCle Gen 4 (16.0 GT/s)	_	0.031	0.041	0.4	ps (RMS)	1,2,3,4
	t _{jphPCleG5-CC}	PCIe Gen 5 (32.0 GT/s)	_	0.012	0.016	0.08	ps (RMS)	1,2,3,5
	t _{jphPCleG1-SRIS}	PCIe Gen 1 (2.5 GT/s)	_	0.120	0.200	N/A	ps (RMS)	1,2,6
Additive PCIe Refclk Jitter	t _{jphPCleG2-SRIS}	PCIe Gen 2 (5.0 GT/s)	_	0.100	0.200	N/A	ps (RMS)	1,2,6
(SRIS Architecture)	t _{jphPCleG3-SRIS}	PCIe Gen 3 (8.0 GT/s)	_	0.027	0.044	N/A	ps (RMS)	1,2,6
VDD = 1.8V	t _{jphPCleG4-SRIS}	PCIe Gen 4 (16.0 GT/s)	_	0.028	0.046	N/A	ps (RMS)	1,2,6
	t _{jphPCleG5-SRIS}	PCIe Gen 5 (32.0 GT/s)	_	0.021	0.027	N/A	ps (RMS)	1,2,6
	t _{jphPCleG1-SRIS}	PCIe Gen 1 (2.5 GT/s)	_	0.090	0.120	N/A	ps (RMS)	1,2,6
Additive PCIe Refclk Jitter	t _{jphPCleG2-SRIS}	PCIe Gen 2 (5.0 GT/s)	_	0.080	0.100	N/A	ps (RMS)	1,2,6
(SRIS Architecture)	t _{jphPCleG3-SRIS}	PCIe Gen 3 (8.0 GT/s)	_	0.020	0.026	N/A	ps (RMS)	1,2,6
VDD = 2.5V or 3.3V	t _{jphPCleG4-SRIS}	PCIe Gen 4 (16.0 GT/s)	_	0.025	0.041	N/A	ps (RMS)	1,2,6
	t _{jphPCleG5-SRIS}	PCIe Gen 5 (32.0 GT/s)	_	0.018	0.024	N/A	ps (RMS)	1,2,6

¹ The Refclk jitter is measured after applying the filter functions found in PCI Express Base Specification 5.0, Revision 1.0. See the Test Loads section of the data sheet for the exact measurement setup. Values for the Common Clock architecture are calculated with spread off and spread on at -0.5%. SRIS values are calculated for spread off and spread on at ≤-0.3%. The worst case results for each data rate are summarized in this table. If oscilloscope data is used, equipment noise is removed from all results. See Test Load for PCIe Phase Jitter Measurements.

² Jitter measurements shall be made with a capture of at least 100,000 clock cycles captured by a real-time oscilloscope (RTO) with a sample rate of 20GS/s or greater. Broadband oscilloscope noise must be minimized in the measurement. The measured PP jitter is used (no extrapolation) for RTO measurements. Alternately, Jitter measurements may be made with a Phase Noise Analyzer (PNA) extending (flat) and integrating and folding the frequency content up to an offset from the carrier frequency of at least 200MHz (at 300MHz absolute frequency) below the Nyquist frequency. For PNA measurements for the 2.5 GT/s data rate, the RMS jitter is converted to peak to peak jitter using a multiplication factor of 8.83. In the case where real-time oscilloscope and PNA measurements have both been done and produce different results, the RTO result must be used.

³ SSC spurs from the fundamental and harmonics are removed up to a cutoff frequency of 2MHz taking care to minimize removal of any non-SSC content.

⁴ Note that 0.7ps RMS is to be used in channel simulations to account for additional noise in a real system.

⁵ Note that 0.25ps RMS is to be used in channel simulations to account for additional noise in a real system.



⁶ The PCI Express Base Specification 5.0, Revision 1.0 provides the filters necessary to calculate SRIS jitter values, however, it does not provide specification limits, hence the n/a in the Limit column. SRIS values are informative only. In general, a clock operating in an SRIS system must be twice as good as a clock operating in a Common Clock system. For RMS values, twice as good is equivalent to dividing the CC value by √2. And additional consideration is the value for which to divide by √2. The conservative approach is to divide the ref clock jitter limit, and the case can be made for dividing the channel simulation values by √2, if the ref clock is close to the Tx clock input. An example for Gen4 is as follows. A "rule-of-thumb" SRIS limit would be either 0.5ps RMS/√2 = 0.35ps RMS if the clock chip is far from the clock input, or 0.7ps RMS/√2 = 0.5ps RMS if the clock chip is near the clock input.

Table 9. Random Phase Jitter

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Additive Phase Jitter	t _{jph100M}	100MHz, 12kHz to 20MHz, VDD = 1.8V	_	97	158	fs (rms)	1,2,3
		100MHz, 12kHz to 20MHz, VDD = 2.5V or 3.3V	_	78	111	fs (rms)	1,2,3
	t _{jph156M}	156.25MHz, 12kHz to 20MHz, VDD = 1.8V	_	66	91	fs (rms)	1,2,3
		156.25MHz, 12kHz to 20MHz, VDD = 2.5V or 3.3V	_	58	71	fs (rms)	1,2,3

¹ Guaranteed by design and characterization, not 100% tested in production.

Table 10. Channel to Channel Isolation

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Channel to Channel Isolation	4	1.8V operation.	-58	_	_	dBc	1, 2
	^t ISO	2.5V or 3.3Voperation.	-66	_	_	dBc	1, 2

¹ Guaranteed by design and characterization, not 100% tested in production.

Table 11. Input/Supply/Common Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
		Supply voltage for core and outputs, 3.3V operation.	3.135	3.3	3.465	V	
Supply Voltage	V_{DDx}	Supply voltage for core and outputs, 2.5V operation.	2.375	2.5	2.625	V	
		Supply voltage for core and outputs, 1.8V operation.	1.71	1.8	1.89	V	
Ambient Operating Temperature	T _{AMB}	Industrial range.	-40	25	85	°C	
Input High Voltage	V _{IH}	Single-ended inputs, except SMBus.	0.75 V _{DD}	_	V _{DD} + 0.3	V	
Input Low Voltage	V _{IL}	Single-ended inputs, except SMBus.	-0.3	_	0.25 V _{DD}	V	
	I _{IN}	Single-ended inputs, $V_{IN} = GND$, $V_{IN} = V_{DD}$.	-5	_	5	μA	
Input Current		Single-ended inputs.					
mpat surroint	I_{INP}	V _{IN} = 0 V; inputs with internal pull-up resistors.	-150	_	150	μΑ	
		$V_{IN} = V_{DD}$; inputs with internal pull-down resistors.					

² Driven by Rhode & Schwartz SMA100.

³ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2].

² Measured with 3 channels at 100MHz non-spreading and one channel at 100MHz, -0.5% spread. Value represents worst case combination of inputs and outputs.



Table 11. Input/Supply/Common Parameters (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input Frequency	F _{IN}		1 PPS	_	350	MHz	4
PPM Error	f _{ERROR}	Input to output ppm error.		0		ppm	5
DC Output	ZO-DC	85Ω setting (single-ended value).	34	42.5	51	Ω	1
Impedance	20-00	100Ω setting (single-ended value).	40	50	60	Ω	1
Pin Inductance	L _{pin}		_	_	7	nΗ	1
Canacitanas	C _{IN}	Logic inputs, including CLK.	2.2	2.8	3.2	pF	1
Capacitance	C _{OUT}	Output pin capacitance.	_	_	6	pF	1
Clk Stabilization	T _{STAB}	From V _{DD} reaching 90% of target, input clock present.	_	_	3	ms	1,2
Input SS Modulation Frequency PCIe	f _{MODINPCle}	Allowable frequency for PCIe applications (Triangular modulation)	30	31.5	33	kHz	
OE Latency	t _{LATOE}	Q start after OE assertion. Q stop after OE deassertion.	2	_	10	clocks	1,3
Tfall	t _F	Fall time of single-ended control inputs.	_	_	5	ns	2
Trise	t _R	Rise time of single-ended control inputs.	_	_	5	ns	2

¹ Guaranteed by design and characterization, not 100% tested in production.

Table 12. Source-Terminated LP-HCSL Driver with High-Impedance Receiver

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
Rising/Falling Slew Rate	dV/dt		1.4	2.3	3.2	1 to 4	V/ns	2, 3,10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3.2	12	20	%	1,10,12
Absolute Max Output Voltage	V _{MAX}	4000411	_	_	900	1150	mV	1, 7, 10
Absolute Min Output Voltage	V _{MIN}	100MHz, IOA tri,	-142	_	_	-300	mV	1, 8, 10
Output High Voltage	V _{OH}	IOB tri = M	564	708	881	N/A	mV	1,7
Output Low Voltage	V _{OL}	VDD = 1.8V	-104	-6	99	N/A	mV	1,8
Absolute Crossing Point Voltage	V _{CROSS}		255	355	446	250 to 550	mV	1, 4, 5,10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	28	124	140	mV	1, 4, 9, 10

² Control input must be monotonic from 20% to 80% of input swing.

³ Time from deassertion until outputs are > 200mV.

⁴ "PPS" means Pulse Per Second or Hertz.

⁵ This device does not alter the ppm accuracy of the input clock.



Table 12. Source-Terminated LP-HCSL Driver with High-Impedance Receiver (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
Rising/Falling Slew Rate	dV/dt		1.7	2.5	3.5	1 to 4	V/ns	2, 3,10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3.1	12	20	%	1,10,12
Absolute Max Output Voltage	V_{MAX}		_	_	990	1150	mV	1, 7,10
Absolute Min Output Voltage	V _{MIN}	100MHz,	-157	_	_	-300	mV	1, 8,10
Output High Voltage	V _{OH}	IOA_tri, IOB_tri = 0	614	766	969	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 1.8V	-121	-10	96	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}		285	380	490	250 to 550	mV	1, 4, 5,10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	29	107	140	mV	1, 4, 9, 10
Rising/Falling Slew Rate	dV/dt		1.6	2.6	3.9	1 to 4	V/ns	2, 3, 10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3.3	12	20	%	1,10,12
Absolute Max Output Voltage	V_{MAX}		_	_	1093	1150	mV	1, 7,10
Absolute Min Output Voltage	V _{MIN}	100MHz, IOA_tri,	-175	_	_	-300	mV	1, 8,10
Output High Voltage	V _{OH}	IOA_tri = 1	650	825	1069	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 1.8V	-130	-14	101	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}		303	403	512	250 to 550	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	31	119	140	mV	1, 4, 9, 10
Rising/Falling Slew Rate	dV/dt		2.0	2.5	3.3	1 to 4	V/ns	2, 3,10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3.3	10	20	%	1,10,12
Absolute Max Output Voltage	V_{MAX}	100MHz,	_	_	932	1150	mV	1, 7,10
Absolute Min Output Voltage	V _{MIN}	IOA_tri,	-162	_	_	-300	mV	1, 8,10
Output High Voltage	V _{OH}	IOB_tri = M	616	749	906	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 2.5V or 3.3V	-119	-22	79	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}	0.0 V	279	372	463	250 to 550	mV	1, 4, 5,10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	32	125	140	mV	1, 4, 9, 10



Table 12. Source-Terminated LP-HCSL Driver with High-Impedance Receiver (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
Rising/Falling Slew Rate	dV/dt		2.1	2.8	3.6	1 to 4	V/ns	2, 3, 10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3.4	10	20	%	1,10,12
Absolute Max Output Voltage	V _{MAX}	100MHz,	_	_	1007	1150	mV	1, 7, 10
Absolute Min Output Voltage	V _{MIN}	IOA_tri,	-175	_	_	-300	mV	1, 8, 10
Output High Voltage	V _{OH}	IOB_tri = 0	700	827	979	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 2.5V or 3.3V	-136	-27	93	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}	0.0 V	311	405	464	250 to 550	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	ΔV_{CROSS}		_	36	128	140	mV	1, 4, 9, 10
Rising/Falling Slew Rate	dV/dt		2.3	3.0	3.9	1 to 4	V/ns	2, 3, 10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3.5	10	20	%	1, 10, 12
Absolute Max Output Voltage	V _{MAX}	100MHz,	_	_	1097	1150	mV	1, 7, 10
Absolute Min Output Voltage	V _{MIN}	IOA_tri,	-191	_	_	-300	mV	1, 8, 10
Output High Voltage	V _{OH}	IOB_tri = 1	807	917	1075	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 2.5V or 3.3V	-149	-30	98	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}	0.0 v	347	439	503	250 to 550	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	39	137	140	mV	1, 4, 9, 10

¹ Measurement taken from single-ended waveform.

² Measurement taken from differential waveform.

³ Measured from -75mV to +75mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 150 mV measurement window is centered on the differential zero crossing. See Figure 6 "Rise/Fall Measurement Points (Differential Waveform)".

⁴ Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-. See Figure 2 "Absolute Cross Point and Swing Measurement Points (Single-ended Waveform)".

⁵ Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 2 "Absolute Cross Point and Swing Measurement Points (Single-ended Waveform)".

⁶ Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter, relative PPM tolerance, and spread spectrum modulation. See Figure 5 "Duty Cycle and Clock Period Measurement Points (Differential Waveform)".

⁷ Defined as the maximum instantaneous voltage including overshoot. See Figure 2 "Absolute Cross Point and Swing Measurement Points (Single-ended Waveform)".

⁸ Defined as the minimum instantaneous voltage including undershoot. See Figure 2 "Absolute Cross Point and Swing Measurement Points (Single-ended Waveform)".

⁹ Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in VCROSS for any particular system. See Figure 3 "VCROSSDELTA Measurement Points (Single-ended Waveform)".

¹⁰ System board compliance measurements must use the test load card. REFCLK+ and REFCLK- are to be measured at the load capacitors CL. Single ended probes must be used for measurements requiring single ended measurements. Either single ended probes with math or differential probe can be used for differential measurements. Test load CL = 2pF.



PPM refers to parts per million and is a DC absolute period accuracy specification. 1PPM is 1/1,000,000th of 100.000000MHz exactly or 100Hz. For example for 300PPM, then we have an error budget of 100Hz/PPM × 300PPM = 30kHz. The period is to be measured with a frequency counter with measurement window set to 100ms or greater.

Figure 2. Absolute Cross Point and Swing Measurement Points (Single-ended Waveform)




Figure 3. VCROSSDELTA Measurement Points (Single-ended Waveform)




Figure 4. Rise/Fall Matching Measurement Points (Single-ended Waveform)





Figure 5. Duty Cycle and Clock Period Measurement Points (Differential Waveform)



Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 4 "Rise/Fall Matching Measurement Points (Single-ended Waveform)".



Figure 6. Rise/Fall Measurement Points (Differential Waveform)




Table 13. Source-Terminated LP-HCSL Driver with Receiver Terminated Load (Double-Terminated)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
Rising/Falling Slew Rate	dV/dt		1.7	2.6	3.6	1 to 4	V/ns	2, 3,10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	∆t _R /t _F		_	3	14	20	%	1, 11, 12
Absolute Max Output Voltage	V _{MAX}	4001411	_	_	453	575	mV	1, 7,10
Absolute Min Output Voltage	V _{MIN}	100MHz, IOA tri,	-27	_	_	-150	mV	1, 8,10
Output High Voltage	V _{OH}	IOA_tii,	289	367	441	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 1.8V	-17	10	38	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}		138	188	246	125 to 275	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	11	48	70	mV	1, 4, 9, 10
Rising/Falling Slew Rate	dV/dt		1.8	2.8	4.1	1.5 to 4.5	V/ns	2, 3,10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	∆t _R /t _F		_	3	13	20	%	1, 11, 12
Absolute Max Output Voltage	V_{MAX}		_	_	492	575	mV	1, 7, 10
Absolute Min Output Voltage	V _{MIN}	100MHz,	-27	_	_	-150	mV	1, 8, 10
Output High Voltage	V _{OH}	IOA_tri, IOB_tri = 0	309	396	478	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 1.8V	-13	10	36	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}		146	201	264	125 to 275	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	11	51	70	mV	1, 4, 9, 10



Table 13. Source-Terminated LP-HCSL Driver with Receiver Terminated Load (Double-Terminated) (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
Rising/Falling Slew Rate	dV/dt		1.9	3.0	4.3	1.5 to 4.5	V/ns	2, 3, 10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3	15	20	%	1, 11, 12
Absolute Max Output Voltage	V_{MAX}	4000411	_	_	535	575	mV	1, 7, 10
Absolute Min Output Voltage	V _{MIN}	100MHz, IOA_tri,	-30	_	_	-150	mV	1, 8, 10
Output High Voltage	V _{OH}	IOB_tri = 1	317	423	517	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 1.8V	-14	11	37	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}		150	215	286	140 to 290	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	12	54	70	mV	1, 4, 9, 10
Rising/Falling Slew Rate	dV/dt		1.9	2.7	3.8	1 to 4	V/ns	2, 3, 10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3	13	20	%	1, 11, 12
Absolute Max Output Voltage	V _{MAX}	100MHz,	_	_	463	575	mV	1, 7, 10
Absolute Min Output Voltage	V _{MIN}	IOA_tri,	-27	_	_	-150	mV	1, 8, 10
Output High Voltage	V _{OH}	IOB_tri = M	336	391	451	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 2.5V or 3.3V	-14	9	35	N/A	mV	1,8
Absolute Crossing Point Voltage	V _{CROSS}	0.0 V	163	203	254	125 to 275	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	11	48	70	mV	1, 4, 9, 10
Rising/Falling Slew Rate	dV/dt		2.2	3.0	4.0	1 to 4	V/ns	2, 3, 10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	$\Delta t_R/t_F$		_	3	13	20	%	1, 11, 12
Absolute Max Output Voltage	V_{MAX}	100MHz,	_	_	493	575	mV	1, 7, 10
Absolute Min Output Voltage	V _{MIN}	IOA_tri,	-26	_	_	-150	mV	1, 8, 10
Output High Voltage	V _{OH}	IOB_tri = 0	379	429	482	N/A	mV	1, 7
Output Low Voltage	V _{OL}	VDD = 2.5V or 3.3V	-13	10	34	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}	0.0 V	182	221	271	125 to 275	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	12	50	70	mV	1, 4, 9, 10



Table 13. Source-Terminated LP-HCSL Driver with Receiver Terminated Load (Double-Terminated) (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Limit	Units	Notes
Rising/Falling Slew Rate	dV/dt		1.9	3.0	4.5	1.5 to 4.5	V/ns	2, 3, 10
Rising Edge (REFCLK+) to Falling Edge (REFCLK-) Matching	t _R /t _F		_	3	13	20	%	1, 11, 12
Absolute Max Output Voltage	V_{MAX}	100MHz,	_	_	529	575	mV	1, 7, 10
Absolute Min Output Voltage	V _{MIN}	IOA_tri,	-30	_	_	-150	mV	1, 8, 10
Output High Voltage	V _{OH 1}	IOB_tri = 1	427	469	511	N/A	mV	1, 7
Output Low Voltage	V _{OL 1}	VDD = 2.5V or 3.3V	-11	11	36	N/A	mV	1, 8
Absolute Crossing Point Voltage	V _{CROSS}	0.0 V	200	242	293	150 to 300	mV	1, 4, 5, 10
V _{CROSS} Variation over all Rising Clock Edges	$\Delta V_{ ext{CROSS}}$		_	14	57	70	mV	1, 4, 9, 10

¹ Measurement taken from single-ended waveform.

² Measurement taken from differential waveform.

³ Measured from -75 mV to +75 mV on the differential waveform (derived from REFCLK+ minus REFCLK-). The signal must be monotonic through the measurement region for rise and fall time. The 150mV measurement window is centered on the differential zero crossing. See Figure 11 "Rise/Fall Measurement Points (Differential Waveform)".

⁴ Measured at crossing point where the instantaneous voltage value of the rising edge of REFCLK+ equals the falling edge of REFCLK-. See Figure 7 "Absolute Cross Point and Swing Measurement Points (Single-Ended Waveform)".

⁵ Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement. See Figure 7 "Absolute Cross Point and Swing Measurement Points (Single-Ended Waveform)".

⁶ Defines as the absolute minimum or maximum instantaneous period. This includes cycle to cycle jitter, relative PPM tolerance, and spread spectrum modulation. See Figure 10 "Duty Cycle and Clock Period Measurement Points (Differential Waveform)".

⁷ Defined as the maximum instantaneous voltage including overshoot. See Figure 7 "Absolute Cross Point and Swing Measurement Points (Single-Ended Waveform)".

⁸ Defined as the minimum instantaneous voltage including undershoot. See Figure 7 "Absolute Cross Point and Swing Measurement Points (Single-Ended Waveform)".

⁹ Defined as the total variation of all crossing voltages of Rising REFCLK+ and Falling REFCLK-. This is the maximum allowed variance in VCROSS for any particular system. See Figure 8 "VCROSSDELTA Measurement Points (Single-Ended Waveform)".

¹⁰ System board compliance measurements must use the test load card. REFCLK+ and REFCLK- are to be measured at the load capacitors CL. Single ended probes must be used for measurements requiring single ended measurements. Either single ended probes with math or differential probe can be used for differential measurements. Test load CL = 2pF.

¹¹ PPM refers to parts per million and is a DC absolute period accuracy specification. 1PPM is 1/1,000,000th of 100.000000MHz exactly or 100Hz. For example for 300PPM, then we have an error budget of 100Hz/PPM × 300PPM = 30kHz. The period is to be measured with a frequency counter with measurement window set to 100ms or greater.

¹² Matching applies to rising edge rate for REFCLK+ and falling edge rate for REFCLK-. It is measured using a ±75mV window centered on the median cross point where REFCLK+ rising meets REFCLK- falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations. The Rise Edge Rate of REFCLK+ should be compared to the Fall Edge Rate of REFCLK-; the maximum allowed difference should not exceed 20% of the slowest edge rate. See Figure 9 "Rise/Fall Matching Measurement Points (Single-Ended Waveform)".



Figure 7. Absolute Cross Point and Swing Measurement Points (Single-ended Waveform)




Figure 8. VCROSSDELTA Measurement Points (Single-ended Waveform)




Figure 9. Rise/Fall Matching Measurement Points (Single-ended Waveform)




Figure 10. Duty Cycle and Clock Period Measurement Points (Differential Waveform)




Figure 11. Rise/Fall Measurement Points (Differential Waveform)




Table 14. Differential Clock Input Parameters

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Input High Current-CLKINx, CLKINx#	I _{IH}	$V_{DDCLKx} = 3.465V$, 2.625V or 1.89V = V_{IN} .	_	_	150	μA	1
Input Low Current–CLKINx	ı	V _{DD} = 3.465V, 2.625V or 1.89V, V _{IN} = 0V.	-5	_	_	μA	1
Input Low Current-CLKINx#	IIL	V _{DD} = 3.465V, 2.625V or 1.89V, V _{IN} = 0V.	-150	_	_	μA	1
Peak-to-peak Voltage	V _{P2P}	Single-ended input swing.	0.15	_	1.3	V	2
Common Mode Input Voltage	V _{CMR}		0.075	_	V _{DDCLKx} – 1.2	V	2,3

¹ CLKINx denotes input clocks where x = 0 to 3.

Table 15. Output Duty Cycle, Jitter, and Skew Characteristics

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
Duty Cycle Distortion	t _{DCD}	Measured differentially at 100MHz.	-0.9	-0.4	0.2	%	1,3
Skew, Input to Output	t _{PD}	V _T = 50%.	0.73	1.2	1.6	ns	1
Skew, Output to Output	t _{SK3}	V _T = 50%.	_	4.9	22	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

Table 16. Current Consumption

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
	I _{DDCORE}	V _{DDCORE} , All outputs active at 100MHz.	_	13	16	mA	
Operating Supply Current, VDD = 1.8V	I_{DDOx}	Total V _{DDO} , All outputs active at 100MHz.	_	46	60	mA	
	I _{DDCLKx}	Total V _{DDCLK} , All CLK inputs active at 100MHz.	_	10	12	mA	

 $^{^2}$ $\rm V_{IL}$ should not be less than –0.3V. $\rm V_{IH}$ should not be higher than $\rm V_{DDCLKx.}$

³ Common mode voltage is defined as the cross-point.

² Measured from differential waveform.

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock.



Table 16. Current Consumption (Cont.)

Parameter	Symbol	Conditions	Minimum	Typical	Maximum	Units	Notes
	I _{DDCORE}	V _{DDCORE} , All outputs active at 100MHz.	_	16	21	mA	
Operating Supply Current, VDD = 2.5V or 3.3V	I _{DDOx}	Total V _{DDO} , All outputs active at 100MHz.	_	66	82	mA	
	I_{DDCLKx}	Total V _{DDCLK} , All CLK inputs active at 100MHz.	_	12	16	mA	
	I _{DDCORE}	V _{DDCORE} , all outputs disabled.	_	13	16	mA	1
Standby Current, VDD = 1.8V	I _{DDOx}	Total V _{DDO} , all outputs disabled.	_	24	34	mA	1
	I_{DDCLKx}	Total V _{DDCLKx} , all outputs disabled.	_	6	8	mA	1
	I _{DDCORE}	V _{DDCORE} , all outputs disabled.	_	16	21	mA	1
Standby Current, VDD = 2.5V or 3.3V	I_{DDOx}	Total V _{DDO} , all outputs disabled.	_	35	42	mA	1
	I _{DDCLKx}	Total V _{DDCLKx} , all outputs disabled.	_	7	9	mA	1

¹ CLKINx/CLKINx# set low/low.



Test Loads

Figure 12. Source-Terminated Driver with High-Impedance Receiver




Table 17. Parameters for Source-Terminated Driver with High-Impedance Receiver^[a]

ZOUTSEL	Differential Device Zo (Ω)	Rs (Ω)	Differential Load Zo (Ω)	L (Inches)	C _L (pF)
0	85	Internal	85	10	2
0	85	External 7.5	100	10	2
1	100	Internal	100	10	2

[[]a] This load is only used for signal integrity measurements at 100MHz into a 10 inch load (PCIe). Higher frequencies use the Double-Terminated test load for signal integrity measurements.

Figure 13. Source-Terminated Driver with Receiver Termination (Double-Terminated)




Table 18. Parameters for Source-Terminated Driver with Receiver Termination (Double Terminated)^[a]

ZOUTSEL	Differential Device Zo (Ω)	Rs (Ω)	Differential Load Zo (Ω)	L (Inches)	C _L (pF)	R _P (pF)
0	85	Internal	85	10	2	42.5
0	85	External 7.5	100	10	2	50
1	100	Internal	100	10	2	50

[[]a] This load is used for signal integrity measurements at frequencies higher than 100MHz. It may also be used at 100MHz.

Alternate Terminations

The LP-HCSL output can easily drive other logic families. See <u>"AN-891 Driving LVPECL, LVDS, and CML Logic with IDT's "Universal" Low-Power HCSL Outputs"</u> for termination schemes for LVPECL, LVDS, CML and SSTL.



Phase Jitter Test Loads

Figure 14. Test Setup for Additive Phase Jitter Measurements




Table 19. Parameters for Phase Jitter Measurements

Clock Source	ZOUTSEL	Differential Device Zo (Ω)	Rs (Ω)	Differential Load Zo (Ω)	L (Inches)
SMA100B	0	85	Internal	85	10
SMA100B	1	100	Internal	100	10



Package Outline Drawings

The package outline drawings are located at the end of this document. The package information is the most current data available and is subject to change without revision of this document.

Thermal Characteristics

Table 20. Thermal Characteristics¹

Parameter	Symbol	Parameter	Package	Value	Units
	θ_{JB}	Junction to base.			°C/W
	θ_{JC} Junction to case.			34.6	°C/W
Thermal Resistance	θ_{JA0}	Junction to Air, still air.	NLG32	43.5	°C/W
	θ _{JA1}	Junction to Air, 1 m/s air flow.	INLUGE	36.7	°C/W
	θ _{JA3}	Junction to Air, 3 m/s air flow.		32.9	°C/W
	θ_{JA5}	Junction to Air, 5 m/s air flow.		31.4	°C/W

¹ EPAD soldered to ground.

Marking Diagram



◆ LOT

- Lines 2 and 3 indicate the part number.
- Line 4 indicates the following:
 - "#" denotes the stepping.
 - "YY" is the last two digits of the year; "WW" is the work week number when the part was assembled.
 - "\$" denotes the mark code.

Ordering Information

Orderable Part Number	Package	Carrier Type	Temperature
9DML4493ANLGI	5 × 5 mm 32-VFQFPN	Tray	-40° to +85°C
9DML4493ANLGI8	5 × 5 mm 32-VFQFPN	Tape and Reel	-40° to +85°C

[&]quot;G" suffix denotes Pb-free configuration, RoHS compliant.




Revision History

Revision Date	Description of Change
February 19, 2021	 Updated 1st page description. Updated 1st page Features list. Added Clock Input Bias Network diagram.
June 17, 2020	 Updated footnote 2 on table 10. Updated Output High Voltage values for 100MHz, IOA_tri, IOB_tri = 0, VDD = 1.8V. Updated Absolute Max Output Voltage values for 100MHz, IOA_tri, IOB_tri = 1, VDD = 1.8V. Updated values in tables 8, 12, 13, and 16. Changed ZOUTSEL from an internal pull-down to an internal pull-up resistor in Block Diagram, Pin Assignments, and Pin Descriptions. Corrected pull-up typo in pin descriptions for pin 1, 24, 28, and 29; changed to pull-down. Updated maximum values for standby and supply current specifications.
June 1, 2020	Re-arranged and updated electrical tables and moved to final.
May 19, 2020	Updated typical values in electrical tables.
May 15, 2020	Updated electrical tables, added typical values and moved to preliminary
April 6, 2020	Initial release.



32-VFQFPN, Package Outline Drawing

5.0 x 5.0 x 0.90 mm Body, Epad 3.15 x 3.15 mm. NLG32P1, PSC-4171-01, Rev 02, Page 1




NOTE:

- 1. ALL DIMENSION ARE IN MM. ANGLES IN DEGREES.
- 2. COPLANARITY APPLIE TO THE EXPOSED PAD AS WELL AS THE TERMINALS. COPLANARITY SHALL NOT EXCEED 0.08 MM.
- 3. WARPAGE SHALL NOT EXCEED 0.10 MM.
- 4. PIN LOCATION IS UNDENTIFIED BY EITHER CHAMFER OR NOTCH.



32-VFQFPN, Package Outline Drawing

5.0 x 5.0 x 0.90 mm Body, Epad 3.15 x 3.15 mm. NLG32P1, PSC-4171-01, Rev 02, Page 2



RECOMMENDED LAND PATTERN DIMENSION

- 1. ALL DIMENSIONS ARE IN MM. ANGLES IN DEGREES. 2. TOP DOWN VIEW. AS VIEWED ON PCB.
- 3. LAND PATTERN RECOMMENDATION PER IPC-7351B GENERIC REQUIREMENT FOR SURFACE MOUNT DESIGN AND LAND PATTERN.

Package Revision History			
Date Created	Rev No.	Description	
April 12, 2018	Rev 02	New Format	
Feb 8, 2016	Rev 01	Added "k: Value	

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES ("RENESAS") PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu, Koto-ku, Tokyo 135-0061, Japan www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:

www.renesas.com/contact/

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Clock Buffer category:

Click to view products by Renesas manufacturer:

Other Similar products are found below:

MPC962309EJ-1H NB4N121KMNG IDT49FCT805ASO MK2308S-1HILF PL133-27GI-R NB3L02FCT2G NB3L03FCT2G
ZL40203LDG1 ZL40200LDG1 ZL40205LDG1 9FG1200DF-1LF 9FG1001BGLF ZL40202LDG1 PI49FCT20802QE SL2305SC-1T
NB7L1008MNG NB7L14MN1G PI49FCT20807QE PI6C4931502-04LIEX ZL80002QAB1 PI6C4931504-04LIEX PI6C10806BLEX
ZL40226LDG1 ZL40219LDG1 8T73S208B-01NLGI SY75578LMG PI49FCT32805QEX PL133-27GC-R MC10LVEP11DG
MC10EP11DTG MC100LVEP11DG MC100E111FNG MC100EP11DTG NB6N11SMNG NB7L14MMNG NB3N2304NZDTR2G
NB6L11MMNG NB6L14MMNR2G NB6L611MNG PL123-02NGI-R NB3N111KMNR4G ADCLK944BCPZ-R7 ZL40217LDG1
NB7LQ572MNG HMC940LC4BTR ADCLK946BCPZ-REEL7 ADCLK946BCPZ ADCLK854BCPZ ADCLK905BCPZ-R2
ADCLK905BCPZ-R7