

MC74VHC240

Octal Bus Buffer/Line Driver Inverting with 3-State Outputs

The MC74VHC240 is an advanced high speed CMOS octal bus buffer fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation.

The MC74VHC240 is an inverting 3-state buffer, and has two active-low output enables. This device is designed to drive bus lines or buffer memory address registers.

The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7V, allowing the interface of 5V systems to 3V systems.

- High Speed: $t_{PD} = 3.6 \text{ ns}$ (Typ) at $V_{CC} = 5 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4 \mu\text{A}$ (Max) at $T_A = 25^\circ\text{C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 0.9 \text{ V}$ (Max)
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 120 FETs or 30 Equivalent Gates
- These Devices are Pb-Free and are RoHS Compliant






Figure 1. Pin Assignment



ON Semiconductor™

<http://onsemi.com>

MARKING DIAGRAMS



VHC240 = Specific Device Code
A = Assembly Location
WL, L = Wafer Lot
Y = Year
WW, W = Work Week
G or ■ = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

| Device | Package | Shipping† |
|-----------------|----------|-----------------|
| MC74VHC240DWR2G | SOIC-20 | 1000 Units/Reel |
| MC74VHC240DTR2G | TSSOP-20 | 2500 Units/Reel |

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.

FUNCTION TABLE

| INPUTS | | OUTPUTS |
|-------------------------------------|------|---------|
| \overline{OEA} , \overline{OEB} | A, B | YA, YB |
| L | L | H |
| L | H | L |
| H | X | Z |

MC74VHC240




Figure 1. LOGIC DIAGRAM

MAXIMUM RATINGS*

| Symbol | Parameter | Value | Unit |
|-----------|---|-------------------------|------|
| V_{CC} | DC Supply Voltage | - 0.5 to + 7.0 | V |
| V_{in} | DC Input Voltage | - 0.5 to + 7.0 | V |
| V_{out} | DC Output Voltage | - 0.5 to $V_{CC} + 0.5$ | V |
| I_{IK} | Input Diode Current | - 20 | mA |
| I_{OK} | Output Diode Current | ± 20 | mA |
| I_{out} | DC Output Current, per Pin | ± 25 | mA |
| I_{CC} | DC Supply Current, V_{CC} and GND Pins | ± 75 | mA |
| P_D | Power Dissipation in Still Air, SOIC Packages† TSSOP Package† | 500 450 | mW |
| T_{stg} | Storage Temperature | - 65 to + 150 | °C |

* Absolute maximum continuous ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute-maximum-rated conditions is not implied.

† Derating — SOIC Packages: - 7 mW/°C from 65° to 125°C
TSSOP Package: - 6.1 mW/°C from 65° to 125°C

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Min | Max | Unit | |
|------------|--|--|----------|-----------|------|
| V_{CC} | DC Supply Voltage | 2.0 | 5.5 | V | |
| V_{in} | DC Input Voltage | 0 | 5.5 | V | |
| V_{out} | DC Output Voltage | 0 | V_{CC} | V | |
| T_A | Operating Temperature, All Package Types | - 40 | + 85 | °C | |
| t_r, t_f | Input Rise and Fall Time | $V_{CC} = 3.3V \pm 0.3V$ $V_{CC} = 5.0V \pm 0.5V$ | 0 0 | 100 20 | ns/V |

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{in} and V_{out} should be constrained to the range $GND \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

MC74VHC240

DC ELECTRICAL CHARACTERISTICS

| Symbol | Parameter | Test Conditions | V _{CC} V | T _A = 25°C | | | T _A = - 40 to 85°C | | Unit |
|-----------------|-------------------------------------|--|----------------------|-------------------------------|-------------------|-------------------------------|-------------------------------|-------------------------------|------|
| | | | | Min | Typ | Max | Min | Max | |
| V _{IH} | Minimum High-Level Input Voltage | | 2.0 3.0 to 5.5 | 1.50 V _{CC} × 0.7 | | | 1.50 V _{CC} × 0.7 | | V |
| V _{IL} | Maximum Low-Level Input Voltage | | 2.0 3.0 to 5.5 | | | 0.50 V _{CC} × 0.3 | | 0.50 V _{CC} × 0.3 | V |
| V _{OH} | Minimum High-Level Output Voltage | V _{in} = V _{IH} or V _{IL} I _{OH} = - 50μA | 2.0 3.0 4.5 | 1.9 2.9 4.4 | 2.0 3.0 4.5 | | 1.9 2.9 4.4 | | V |
| | | V _{in} = V _{IH} or V _{IL} I _{OH} = - 4mA I _{OH} = - 8mA | 3.0 4.5 | 2.58 3.94 | | | 2.48 3.80 | | |
| V _{OL} | Maximum Low-Level Output Voltage | V _{in} = V _{IH} or V _{IL} I _{OL} = 50μA | 2.0 3.0 4.5 | | 0.0 0.0 0.0 | 0.1 0.1 0.1 | | 0.1 0.1 0.1 | V |
| | | V _{in} = V _{IH} or V _{IL} I _{OL} = 4mA I _{OL} = 8mA | 3.0 4.5 | | | 0.36 0.36 | 0.44 0.44 | | |
| I _{in} | Maximum Input Leakage Current | V _{in} = 5.5V or GND | 0 to 5.5 | | | ± 0.1 | | ± 1.0 | μA |
| I _{OZ} | Maximum Three-State Leakage Current | V _{in} = V _{IL} or V _{IH} V _{out} = V _{CC} or GND | 5.5 | | | ± 0.25 | | ± 2.5 | μA |
| I _{CC} | Maximum Quiescent Supply Current | V _{in} = V _{CC} or GND | 5.5 | | | 4.0 | | 40.0 | μA |

MC74VHC240

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0\text{ns}$)

| Symbol | Parameter | Test Conditions | $T_A = 25^\circ\text{C}$ | | | $T_A = -40 \text{ to } 85^\circ\text{C}$ | | Unit |
|----------------------------|---|--|--------------------------|------|------|--|------|------|
| | | | Min | Typ | Max | Min | Max | |
| t_{PLH} , t_{PHL} | Maximum Propagation Delay, A to \overline{YA} or B to \overline{YB} | $V_{CC} = 3.3 \pm 0.3\text{V}$ $C_L = 15\text{pF}$ | | 5.3 | 7.5 | 1.0 | 9.0 | ns |
| | | $C_L = 50\text{pF}$ | | 7.8 | 11.0 | 1.0 | 12.5 | |
| t_{PZL} , t_{PZH} | Output Enable Time $\overline{OE\overline{A}}$ to \overline{YA} or $\overline{OE\overline{B}}$ to \overline{YB} | $V_{CC} = 3.3 \pm 0.3\text{V}$ $C_L = 15\text{pF}$ | | 6.6 | 10.6 | 1.0 | 12.5 | ns |
| | | $R_L = 1\text{k}\Omega$ $C_L = 50\text{pF}$ | | 9.1 | 14.1 | 1.0 | 16.0 | |
| t_{PLZ} , t_{PHZ} | Output Disable Time $\overline{OE\overline{A}}$ to \overline{YA} or $\overline{OE\overline{B}}$ to \overline{YB} | $V_{CC} = 5.0 \pm 0.5\text{V}$ $C_L = 15\text{pF}$ | | 4.7 | 7.3 | 1.0 | 8.5 | ns |
| | | $R_L = 1\text{k}\Omega$ $C_L = 50\text{pF}$ | | 6.2 | 9.3 | 1.0 | 10.5 | |
| t_{PLZ} , t_{PHZ} | Output Disable Time $\overline{OE\overline{A}}$ to \overline{YA} or $\overline{OE\overline{B}}$ to \overline{YB} | $V_{CC} = 3.3 \pm 0.3\text{V}$ $C_L = 50\text{pF}$ | | 10.3 | 14.0 | 1.0 | 16.0 | ns |
| | | $R_L = 1\text{k}\Omega$ | | 6.7 | 9.2 | 1.0 | 10.5 | |
| t_{OSLH} , t_{OSHL} | Output to Output Skew | $V_{CC} = 3.3 \pm 0.3\text{V}$ $C_L = 50\text{pF}$ | | | 1.5 | | 1.5 | ns |
| | | (Note 1.) | | | 1.0 | | 1.0 | |
| C_{in} | Maximum Input Capacitance | | | 4 | 10 | | 10 | pF |
| C_{out} | Maximum Three-State Output Capacitance (Output in High-Impedance State) | | | 6 | | | | pF |

| C_{PD} | Power Dissipation Capacitance (Note 2.) | Typical @ 25°C , $V_{CC} = 5.0\text{V}$ | | pF |
|----------|---|---|--|----|
| | | 17 | | |
| | | | | |

- Parameter guaranteed by design. $t_{OSLH} = |t_{PLHm} - t_{PLHn}|$, $t_{OSHL} = |t_{PHLm} - t_{PHLn}|$.
- C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: $I_{CC(OPR)} = C_{PD} \cdot V_{CC} \cdot f_{in} + I_{CC}/8$ (per bit). C_{PD} is used to determine the no-load dynamic power consumption; $P_D = C_{PD} \cdot V_{CC}^2 \cdot f_{in} + I_{CC} \cdot V_{CC}$.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0\text{ns}$, $C_L = 50\text{pF}$, $V_{CC} = 5.0\text{V}$)

| Symbol | Parameter | $T_A = 25^\circ\text{C}$ | | Unit |
|-----------|--|--------------------------|------|------|
| | | Typ | Max | |
| V_{OLP} | Quiet Output Maximum Dynamic V_{OL} | 0.6 | 0.9 | V |
| V_{OLV} | Quiet Output Minimum Dynamic V_{OL} | -0.6 | -0.9 | V |
| V_{IHD} | Minimum High Level Dynamic Input Voltage | | 3.5 | V |
| V_{ILD} | Maximum Low Level Dynamic Input Voltage | | 1.5 | V |

MC74VHC240

SWITCHING WAVEFORMS




Figure 2.






Figure 3.

TEST CIRCUITS



*Includes all probe and jig capacitance

Figure 4. Test Circuit



*Includes all probe and jig capacitance

Figure 5. Test Circuit




Figure 6. Input Equivalent Circuit

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS


ON Semiconductor®



SOIC-20 WB
CASE 751D-05
ISSUE H

DATE 22 APR 2015

SCALE 1:1




NOTES:

1. DIMENSIONS ARE IN MILLIMETERS.
2. INTERPRET DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994.
3. DIMENSIONS D AND E DO NOT INCLUDE MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 PER SIDE.
5. DIMENSION B DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE PROTRUSION SHALL BE 0.13 TOTAL IN EXCESS OF B DIMENSION AT MAXIMUM MATERIAL CONDITION.

| DIM | MILLIMETERS | |
|-----|-------------|-------|
| | MIN | MAX |
| A | 2.35 | 2.65 |
| A1 | 0.10 | 0.25 |
| b | 0.35 | 0.49 |
| c | 0.23 | 0.32 |
| D | 12.65 | 12.95 |
| E | 7.40 | 7.60 |
| e | 1.27 BSC | |
| H | 10.05 | 10.55 |
| h | 0.25 | 0.75 |
| L | 0.50 | 0.90 |
| θ | 0° | 7° |


RECOMMENDED
SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC
MARKING DIAGRAM*



- XXXXXX = Specific Device Code
- A = Assembly Location
- WL = Wafer Lot
- YY = Year
- WW = Work Week
- G = Pb-Free Package


*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

| | | |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASB42343B | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | SOIC-20 WB | PAGE 1 OF 1 |

ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

MECHANICAL CASE OUTLINE PACKAGE DIMENSIONS


ON Semiconductor®



TSSOP-20 WB
CASE 948E
ISSUE D

DATE 17 FEB 2016


SCALE 2:1




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
4. DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION SHALL NOT EXCEED 0.25 (0.010) PER SIDE.
5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.
7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -V-.


| DIM | MILLIMETERS | | INCHES | |
|-----|-------------|------|-----------|-------|
| | MIN | MAX | MIN | MAX |
| A | 6.40 | 6.60 | 0.252 | 0.260 |
| B | 4.30 | 4.50 | 0.169 | 0.177 |
| C | --- | 1.20 | --- | 0.047 |
| D | 0.05 | 0.15 | 0.002 | 0.006 |
| F | 0.50 | 0.75 | 0.020 | 0.030 |
| G | 0.65 BSC | | 0.026 BSC | |
| H | 0.27 | 0.37 | 0.011 | 0.015 |
| J | 0.09 | 0.20 | 0.004 | 0.008 |
| J1 | 0.09 | 0.16 | 0.004 | 0.006 |
| K | 0.19 | 0.30 | 0.007 | 0.012 |
| K1 | 0.19 | 0.25 | 0.007 | 0.010 |
| L | 6.40 BSC | | 0.252 BSC | |
| M | 0° | 8° | 0° | 8° |



SOLDERING FOOTPRINT



GENERIC MARKING DIAGRAM*



- A = Assembly Location
- L = Wafer Lot
- Y = Year
- W = Work Week
- = Pb-Free Package

(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "▪", may or may not be present.

| | | |
|------------------|-------------|--|
| DOCUMENT NUMBER: | 98ASH70169A | Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. |
| DESCRIPTION: | TSSOP-20 WB | PAGE 1 OF 1 |

ON Semiconductor and ON are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. **onsemi** reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and **onsemi** makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using **onsemi** products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by **onsemi**. "Typical" parameters which may be provided in **onsemi** data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. **onsemi** does not convey any license under any of its intellectual property rights nor the rights of others. **onsemi** products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use **onsemi** products for any such unintended or unauthorized application, Buyer shall indemnify and hold **onsemi** and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of the part. **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Email Requests to: orderlit@onsemi.com

onsemi Website: www.onsemi.com

TECHNICAL SUPPORT

North American Technical Support:

Voice Mail: 1 800-282-9855 Toll Free USA/Canada

Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:

Phone: 00421 33 790 2910

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Buffers & Line Drivers](#) category:

Click to view products by [ON Semiconductor](#) manufacturer:

Other Similar products are found below :

[LXV200-024SW](#) [74AUP2G34FW3-7](#) [HEF4043BP](#) [PI74FCT3244L](#) [MC74HCT365ADTR2G](#) [Le87401NQC](#) [Le87402MQC](#) [028192B](#)
[042140C](#) [051117G](#) [070519XB](#) [NL17SZ07P5T5G](#) [NLU1GT126AMUTCG](#) [74AUP1G17FW5-7](#) [74LVC2G17FW4-7](#) [CD4502BE](#) [5962-](#)
[8982101PA](#) [5962-9052201PA](#) [74LVC1G125FW4-7](#) [NL17SH17P5T5G](#) [NL17SH125P5T5G](#) [NLV37WZ07USG](#) [RHRXH162244K1](#)
[74AUP1G34FW5-7](#) [74AUP1G07FW5-7](#) [74LVC2G126RA3-7](#) [NLX2G17CMUTCG](#) [74LVCE1G125FZ4-7](#) [Le87501NQC](#) [74AUP1G126FW5-](#)
[7](#) [TC74HC4050AP\(F\)](#) [74LVCE1G07FZ4-7](#) [NLX3G16DMUTCG](#) [NLX2G06AMUTCG](#) [NLVVHC1G50DFT2G](#) [NLU2G17AMUTCG](#)
[LE87100NQC](#) [LE87290YQC](#) [LE87290YQCT](#) [LE87511NQC](#) [LE87511NQCT](#) [LE87557NQC](#) [LE87557NQCT](#) [LE87614MQC](#)
[LE87614MQCT](#) [74AUP1G125FW5-7](#) [NLU2G16CMUTCG](#) [MC74LCX244MN2TWG](#) [NLV74VHC125DTR2G](#) [NL17SG126DFT2G](#)