LM317L, NCV317L

# Voltage Regulator - Adjustable Output, Positive

100 mA

The LM317L is an adjustable 3−terminal positive voltage regulator capable of supplying in excess of 100 mA over an output voltage range of 1.2 V to 37 V. This voltage regulator is exceptionally easy to use and requires only two external resistors to set the output voltage. Further, it employs internal current limiting, thermal shutdown and safe area compensation, making them essentially blow−out proof.

The LM317L serves a wide variety of applications including local, on card regulation. This device can also be used to make a programmable output regulator, or by connecting a fixed resistor between the adjustment and output, the LM317L can be used as a precision current regulator.

Features

- Output Current in Excess of 100 mA
- Output Adjustable Between 1.2 V and 37 V
- Internal Thermal Overload Protection
- Internal Short Circuit Current Limiting
- Output Transistor Safe−Area Compensation
- Floating Operation for High Voltage Applications
- Standard 3−Lead Transistor Package
- Eliminates Stocking Many Fixed Voltages
- NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
- These are Pb−Free Devices

Simplified Application

* C_{in} is required if regulator is located an appreciable distance from power supply filter.
** C_O is not needed for stability, however, it does improve transient response.

$$V_{out} = 1.25 \text{ V} \left(1 + \frac{R_2}{R_1}\right) + I_{Adj} R_2$$

Since I_{Adj} is controlled to less than 100 μA, the error associated with this term is negligible in most applications.

ON Semiconductor®

LOW CURRENT THREE−TERMINAL ADJUSTABLE POSITIVE VOLTAGE REGULATOR

SOIC−8
D SUFFIX
CASE 751

| Pin | 1. V_{in} |
| 2. V_{out} |
| 3. V_{out} |
| 4. Adjust |
| 5. N.C. |
| 6. V_{out} |
| 7. V_{out} |
| 8. N.C. |

STRAIGHT LEAD
BULK PACK

BENT LEAD
TAPE & REEL
AMMO PACK

TO−92
Z SUFFIX
CASE 29

Pin 1. Adjust
2. V_{out}
3. V_{in}

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.

LM317L, NCV317L

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Input−Output Voltage Differential	V_I−V_O	40	Vdc
Power Dissipation Case 29 (TO−92) T_A = 25°C Thermal Resistance, Junction−to−Ambient Thermal Resistance, Junction−to−Case Case 751 (SOIC−8) (Note 1) T_A = 25°C Thermal Resistance, Junction−to−Ambient Thermal Resistance, Junction−to−Case	P_D $R_{\theta JA}$ $R_{\theta JC}$ P_D $R_{\theta JA}$ $R_{\theta JC}$	Internally Limited 160 83 Internally Limited 180 45	W °C/W °C/W W °C/W °C/W
Maximum Junction Temperature	T_{JMAX}	+150	°C
Storage Temperature Range	T_{stg}	−65 to +150	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

1. SOIC−8 Junction−to−Ambient Thermal Resistance is for minimum recommended pad size. Refer to Figure 24 for Thermal Resistance variation versus pad size.
2. This device series contains ESD protection and exceeds the following tests:
   Human Body Model, 2000 V per MIL STD 883, Method 3015.
   Machine Model Method, 200 V.

Figure 1. Representative Schematic Diagram

ELECTRICAL CHARACTERISTICS

(V_I–V_O = 5.0 V; I_O = 40 mA; T_J = T_{low} to T_{high} (Note 3); I_{max} and P_{max} (Note 4); unless otherwise noted.)

Characteristics	Figure	Symbol	LM317L, LB, NCV317LB			Unit
			Min	Typ	Max	
Line Regulation (Note 5) T_A = 25°C, 3.0 V ≤ V_I – V_O ≤ 40 V	1	Reg$_{line}$	–	0.01	0.04	%/V
Load Regulation (Note 5), T_A = 25°C 10 mA ≤ I_O ≤ I_{max} – LM317L V_O ≤ 5.0 V V_O ≥ 5.0 V	2	Reg$_{load}$	 – –	 5.0 0.1	 25 0.5	 mV % V_O
Adjustment Pin Current	3	I$_{Adj}$	–	50	100	μA
Adjustment Pin Current Change 2.5 V ≤ V_I – V_O ≤ 40 V, P_D ≤ P_{max} 10 mA ≤ I_O ≤ I_{max} – LM317L	1, 2	ΔI$_{Adj}$	–	0.2	5.0	μA
Reference Voltage 3.0 V ≤ V_I – V_O ≤ 40 V, P_D ≤ P_{max} 10 mA ≤ I_O ≤ I_{max} – LM317L	3	V$_{ref}$	1.20	1.25	1.30	V
Line Regulation (Note 5), 3.0 V ≤ V_I – V_O ≤ 40 V	1	Reg$_{line}$	–	0.02	0.07	%/V
Load Regulation (Note 5) 10 mA ≤ I_O ≤ I_{max} – LM317L V_O ≤ 5.0 V V_O ≥ 5.0 V	2	Reg$_{load}$	 – –	 20 0.3	 70 1.5	 mV % V_O
Temperature Stability (T_{low} ≤ T_J ≤ T_{high})	3	T$_S$	–	0.7	–	% V_O
Minimum Load Current to Maintain Regulation (V_I – V_O = 40 V)	3	I$_{Lmin}$	–	3.5	10	mA
Maximum Output Current V_I – V_O ≤ 6.25 V, P_D ≤ P_{max}, Z Package V_I – V_O ≤ 40 V, P_D ≤ P_{max}, T_A = 25°C, Z Package	3	I$_{max}$	 100 –	 200 20	 – –	mA
RMS Noise, % of V_O T_A = 25°C, 10 Hz ≤ f ≤ 10 kHz	–	N	–	0.003	–	% V_O
Ripple Rejection (Note 6) V_O = 1.2 V, f = 120 Hz C_{Adj} = 10 μF, V_O = 10.0 V	4	RR	 60 –	 80 80	 – –	dB
Thermal Shutdown (Note 7)	–	–	–	180	–	°C
Long Term Stability, T_J = T_{high} (Note 8) T_A = 25°C for Endpoint Measurements	3	S	–	0.3	1.0	%/1.0 k Hrs.

3. T_{low} to T_{high} = 0° to +125°C for LM317L   −40° to +125°C for LM317LB, NCV317LB
4. I_{max} = 100 mA P_{max} = 625 mW
5. Load and line regulation are specified at constant junction temperature. Changes in V_O due to heating effects must be taken into account separately. Pulse testing with low duty cycle is used.
6. C_{Adj}, when used, is connected between the adjustment pin and ground.
7. Thermal characteristics are not subject to production test.
8. Since Long−Term Stability cannot be measured on each device before shipment, this specification is an engineering estimate of average stability from lot to lot.

LM317L, NCV317L

$$\text{Line Regulation (\%/V)} = \frac{V_{OH} - V_{OL}}{V_{OL}} \times 100$$

Figure 2. Line Regulation and ΔI_{Adj}/Line Test Circuit

* Pulse Testing Required:
   1% Duty Cycle is suggested.

$$\text{Load Regulation (mV)} = V_O \text{ (min Load)} - V_O \text{ (max Load)}$$

$$\text{Load Regulation (\% } V_O) = \frac{V_O \text{ (min Load)} - V_O \text{ (max Load)}}{V_O \text{ (min Load)}} \times 100$$

Figure 3. Load Regulation and ΔI_{Adj}/Load Test Circuit

* Pulse Testing Required:
   1% Duty Cycle is suggested.

To Calculate R_2:
$V_{out} = I_{SET} R_2 + 1.250$ V
Assume $I_{SET} = 5.25$ mA

Pulse Testing Required:
1% Duty Cycle is suggested.

Figure 4. Standard Test Circuit

Figure 5. Ripple Rejection Test Circuit

* D_1 Discharges C_{Adj} if Output is Shorted to Ground.   **C_{Adj} provides an AC ground to the adjust pin.

Figure 6. Load Regulation

Figure 7. Ripple Rejection

Figure 8. Current Limit

Figure 9. Dropout Voltage

Figure 10. Minimum Operating Current

Figure 11. Ripple Rejection versus Frequency

Figure 12. Temperature Stability

**Figure 13. Adjustment Pin Current**

Figure 14. Line Regulation

Figure 15. Output Noise

Figure 16. Line Transient Response

Figure 17. Load Transient Response

APPLICATIONS INFORMATION

Basic Circuit Operation

The LM317L is a 3−terminal floating regulator. In operation, the LM317L develops and maintains a nominal 1.25 V reference (V_{ref}) between its output and adjustment terminals. This reference voltage is converted to a programming current (I_{PROG}) by R_1 (see Figure 13), and this constant current flows through R_2 to ground. The regulated output voltage is given by:

$$V_{out} = V_{ref} \left(1 + \frac{R_2}{R_1}\right) + I_{Adj} R_2$$

Since the current from the adjustment terminal (I_{Adj}) represents an error term in the equation, the LM317L was designed to control I_{Adj} to less than 100 μA and keep it constant. To do this, all quiescent operating current is returned to the output terminal. This imposes the requirement for a minimum load current. If the load current is less than this minimum, the output voltage will rise.

Since the LM317L is a floating regulator, it is only the voltage differential across the circuit which is important to performance, and operation at high voltages with respect to ground is possible.


Figure 18. Basic Circuit Configuration

Load Regulation

The LM317L is capable of providing extremely good load regulation, but a few precautions are needed to obtain maximum performance. For best performance, the programming resistor (R1) should be connected as close to the regulator as possible to minimize line drops which effectively appear in series with the reference, thereby degrading regulation. The ground end of R2 can be returned near the load ground to provide remote ground sensing and improve load regulation.

External Capacitors

A 0.1 μF disc or 1.0 μF tantalum input bypass capacitor (C_{in}) is recommended to reduce the sensitivity to input line impedance.

The adjustment terminal may be bypassed to ground to improve ripple rejection. This capacitor (C_{Adj}) prevents ripple from being amplified as the output voltage is increased. A 10 μF capacitor should improve ripple rejection about 15 dB at 120 Hz in a 10 V application.

Although the LM317L is stable with no output capacitance, like any feedback circuit, certain values of external capacitance can cause excessive ringing. An output capacitance (C_O) in the form of a 1.0 μF tantalum or 25 μF aluminum electrolytic capacitor on the output swamps this effect and insures stability.

Protection Diodes

When external capacitors are used with any IC regulator it is sometimes necessary to add protection diodes to prevent the capacitors from discharging through low current points into the regulator.

Figure 14 shows the LM317L with the recommended protection diodes for output voltages in excess of 25 V or high capacitance values ($C_O > 10$ μF, $C_{Adj} > 5.0$ μF). Diode D_1 prevents C_O from discharging thru the IC during an input short circuit. Diode D_2 protects against capacitor C_{Adj} discharging through the IC during an output short circuit. The combination of diodes D_1 and D_2 prevents C_{Adj} from discharging through the IC during an input short circuit.

Figure 19. Voltage Regulator with Protection Diodes

* To provide current limiting of I_O to the system ground, the source of the current limiting diode must be tied to a negative voltage below − 7.25 V.

$$R_2 \geq \frac{V_{ref}}{I_{DSS}}$$

$$R_1 = \frac{V_{ref}}{I_{Omax} + I_{DSS}}$$

$V_O < P_{OV} + 1.25\ V + V_{SS}$
$I_{Lmin} − I_P < I_O < 100\ mA − I_P$
As shown $O < I_O < 95\ mA$

Figure 20. Adjustable Current Limiter

D_1 protects the device during an input short circuit.

Figure 21. 5.0 V Electronic Shutdown Regulator

Figure 22. Slow Turn−On Regulator

$$I_{outmax} = \left(\frac{V_{ref}}{R_1} \right) + I_{Adj} \cong \frac{1.25\ V}{R_1}$$

$$I_{outmax} = \left(\frac{V_{ref}}{R_1 + R_2} \right) + I_{Adj} \cong \frac{1.25\ V}{R_1 + R_2}$$

$5.0\ mA < I_{out} < 100\ mA$

Figure 23. Current Regulator

**Figure 24. SOP−8 Thermal Resistance and Maximum
Power Dissipation versus P.C.B. Copper Length**

ORDERING INFORMATION

Device	Operating Temperature Range	Package	Shipping[†]
LM317LBDG	T_J = −40°C to +125°C	SOIC−8 (Pb−Free)	98 Units / Rail
LM317LBDR2G		SOIC−8 (Pb−Free)	2500/Tape & Reel
LM317LBZG		TO−92 (Pb−Free)	2000 Units / Bag
LM317LBZRAG		TO−92 (Pb−Free)	2000 Tape & Reel
LM317LBZRPG		TO−92 (Pb−Free)	2000 Ammo Pack
NCV317LBDG*		SOIC−8 (Pb−Free)	98 Units / Rail
NCV317LBDR2G*		SOIC−8 (Pb−Free)	2500/Tape & Reel
NCV317LBZG*		TO−92 (Pb−Free)	2000 Units / Bag
NCV317LBZRAG*		TO−92 (Pb−Free)	2000 Tape & Reel
LM317LDG	T_J = 0°C to +125°C	SOIC−8 (Pb−Free)	98 Units / Rail
LM317LDR2G		SOIC−8 (Pb−Free)	2500/Tape & Reel
LM317LZG		TO−92 (Pb−Free)	2000 Units / Bag
LM317LZRAG		TO−92 (Pb−Free)	2000 Tape & Reel
LM317LZREG		TO−92 (Pb−Free)	2000 Tape & Reel
LM317LZRMG		TO−92 (Pb−Free)	2000 Ammo Pack
LM317LZRPG		TO−92 (Pb−Free)	2000 Ammo Pack

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

*NCV devices: T_{low} = −40°C, T_{high} = +125°C. Guaranteed by design. NCV Prefix for Automotive and Other Applications Requiring Unique Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable.

SCALE 1:1

TO–92 (TO–226) 1 WATT
CASE 29–10
ISSUE A

DATE 08 MAY 2012

STRAIGHT LEAD   BENT LEAD

STRAIGHT LEAD

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. DIMENSION F APPLIES BETWEEN DIMENSIONS P AND L. DIMENSIONS D AND J APPLY BETWEEN DIMENSIONS L AND K MINIMUM. THE LEAD DIMENSIONS ARE UNCONTROLLED IN DIMENSION P AND BEYOND DIMENSION K MINIMUM.

SECTION X–X

DIM	INCHES		MILLIMETERS	
---	MIN	MAX	MIN	MAX
A	0.175	0.205	4.44	5.21
B	0.290	0.310	7.37	7.87
C	0.125	0.165	3.18	4.19
D	0.018	0.021	0.46	0.53
F	0.016	0.019	0.41	0.48
G	0.045	0.055	1.15	1.39
H	0.095	0.105	2.42	2.66
J	0.018	0.024	0.46	0.61
K	0.500	---	12.70	---
L	0.250	---	6.35	---
N	0.080	0.105	2.04	2.66
P	---	0.100	---	2.54
R	0.135	---	3.43	---
V	0.135	---	3.43	---

BENT LEAD

SEATING PLANE

NOTES:
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 1994.
2. CONTROLLING DIMENSION: INCHES.
3. CONTOUR OF PACKAGE BEYOND DIMENSION R IS UNCONTROLLED.
4. DIMENSION F APPLIES BETWEEN DIMENSIONS P AND L. DIMENSIONS D AND J APPLY BETWEEN DIMENSIONS L AND K MINIMUM. THE LEAD DIMENSIONS ARE UNCONTROLLED IN DIMENSION P AND BEYOND DIMENSION K MINIMUM.

SECTION X–X

DIM	INCHES		MILLIMETERS	
---	MIN	MAX	MIN	MAX
A	0.175	0.205	4.44	5.21
B	0.290	0.310	7.37	7.87
C	0.125	0.165	3.18	4.19
D	0.018	0.021	0.46	0.53
G	0.094	0.102	2.40	2.80
J	0.018	0.024	0.46	0.61
K	0.500	---	12.70	---
N	0.080	0.105	2.04	2.66
P	---	0.100	---	2.54
R	0.135	---	3.43	---
V	0.135	---	3.43	---

STYLES ON PAGE 2

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO–92 (TO–226) 1 WATT		PAGE 1 OF 2

STYLE 1:
PIN 1. EMITTER
   2. BASE
   3. COLLECTOR

STYLE 2:
PIN 1. BASE
   2. EMITTER
   3. COLLECTOR

STYLE 3:
PIN 1. ANODE
   2. ANODE
   3. CATHODE

STYLE 4:
PIN 1. CATHODE
   2. CATHODE
   3. ANODE

STYLE 5:
PIN 1. DRAIN
   2. SOURCE
   3. GATE

STYLE 6:
PIN 1. GATE
   2. SOURCE & SUBSTRATE
   3. DRAIN

STYLE 7:
PIN 1. SOURCE
   2. DRAIN
   3. GATE

STYLE 8:
PIN 1. DRAIN
   2. GATE
   3. SOURCE & SUBSTRATE

STYLE 9:
PIN 1. BASE 1
   2. EMITTER
   3. BASE 2

STYLE 10:
PIN 1. CATHODE
   2. GATE
   3. ANODE

STYLE 11:
PIN 1. ANODE
   2. CATHODE & ANODE
   3. CATHODE

STYLE 12:
PIN 1. MAIN TERMINAL 1
   2. GATE
   3. MAIN TERMINAL 2

STYLE 13:
PIN 1. ANODE 1
   2. GATE
   3. CATHODE 2

STYLE 14:
PIN 1. EMITTER
   2. COLLECTOR
   3. BASE

STYLE 15:
PIN 1. ANODE 1
   2. CATHODE
   3. ANODE 2

STYLE 16:
PIN 1. ANODE
   2. GATE
   3. CATHODE

STYLE 17:
PIN 1. COLLECTOR
   2. BASE
   3. EMITTER

STYLE 18:
PIN 1. ANODE
   2. CATHODE
   3. NOT CONNECTED

STYLE 19:
PIN 1. GATE
   2. ANODE
   3. CATHODE

STYLE 20:
PIN 1. NOT CONNECTED
   2. CATHODE
   3. ANODE

STYLE 21:
PIN 1. COLLECTOR
   2. EMITTER
   3. BASE

STYLE 22:
PIN 1. SOURCE
   2. GATE
   3. DRAIN

STYLE 23:
PIN 1. GATE
   2. SOURCE
   3. DRAIN

STYLE 24:
PIN 1. EMITTER
   2. COLLECTOR/ANODE
   3. CATHODE

STYLE 25:
PIN 1. MT 1
   2. GATE
   3. MT 2

STYLE 26:
PIN 1. V$_{CC}$
   2. GROUND 2
   3. OUTPUT

STYLE 27:
PIN 1. MT
   2. SUBSTRATE
   3. MT

STYLE 28:
PIN 1. CATHODE
   2. ANODE
   3. GATE

STYLE 29:
PIN 1. NOT CONNECTED
   2. ANODE
   3. CATHODE

STYLE 30:
PIN 1. DRAIN
   2. GATE
   3. SOURCE

STYLE 31:
PIN 1. GATE
   2. DRAIN
   3. SOURCE

STYLE 32:
PIN 1. BASE
   2. COLLECTOR
   3. EMITTER

STYLE 33:
PIN 1. RETURN
   2. INPUT
   3. OUTPUT

STYLE 34:
PIN 1. INPUT
   2. GROUND
   3. LOGIC

STYLE 35:
PIN 1. GATE
   2. COLLECTOR
   3. EMITTER

DOCUMENT NUMBER:	98AON52857E	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	TO−92 (TO−226) 1 WATT		PAGE 2 OF 2

ON Semiconductor®

SOIC−8 NB
CASE 751−07
ISSUE AK

DATE 16 FEB 2011

8

1

SCALE 1:1

$\oplus$ | 0.25 (0.010) Ⓜ | Y Ⓜ

$\oplus$ | 0.25 (0.010) Ⓜ | Z | Y Ⓢ | X Ⓢ

△ | 0.10 (0.004)

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.80	5.00	0.189	0.197
B	3.80	4.00	0.150	0.157
C	1.35	1.75	0.053	0.069
D	0.33	0.51	0.013	0.020
G	1.27 BSC		0.050 BSC	
H	0.10	0.25	0.004	0.010
J	0.19	0.25	0.007	0.010
K	0.40	1.27	0.016	0.050
M	0 °	8 °	0 °	8 °
N	0.25	0.50	0.010	0.020
S	5.80	6.20	0.228	0.244

SOLDERING FOOTPRINT*

SCALE 6:1 $\left(\dfrac{mm}{inches}\right)$

GENERIC MARKING DIAGRAM*

| IC | IC (Pb−Free) | Discrete | Discrete (Pb−Free) |

XXXXX = Specific Device Code
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
▪ = Pb−Free Package

XXXXXX = Specific Device Code
A = Assembly Location
Y = Year
WW = Work Week
▪ = Pb−Free Package

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot "▪", may or may not be present. Some products may not follow the Generic Marking.

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

STYLES ON PAGE 2

DOCUMENT NUMBER:	98ASB42564B		
DESCRIPTION:	**SOIC−8 NB**		**PAGE 1 OF 2**

SOIC−8 NB
CASE 751−07
ISSUE AK

STYLE 1:
PIN 1. EMITTER
2. COLLECTOR
3. COLLECTOR
4. EMITTER
5. EMITTER
6. BASE
7. BASE
8. EMITTER

STYLE 2:
PIN 1. COLLECTOR, DIE, #1
2. COLLECTOR, #1
3. COLLECTOR, #2
4. COLLECTOR, #2
5. BASE, #2
6. EMITTER, #2
7. BASE, #1
8. EMITTER, #1

STYLE 3:
PIN 1. DRAIN, DIE #1
2. DRAIN, #1
3. DRAIN, #2
4. DRAIN, #2
5. GATE, #2
6. SOURCE, #2
7. GATE, #1
8. SOURCE, #1

STYLE 4:
PIN 1. ANODE
2. ANODE
3. ANODE
4. ANODE
5. ANODE
6. ANODE
7. ANODE
8. COMMON CATHODE

STYLE 5:
PIN 1. DRAIN
2. DRAIN
3. DRAIN
4. DRAIN
5. GATE
6. GATE
7. SOURCE
8. SOURCE

STYLE 6:
PIN 1. SOURCE
2. DRAIN
3. DRAIN
4. SOURCE
5. SOURCE
6. GATE
7. GATE
8. SOURCE

STYLE 7:
PIN 1. INPUT
2. EXTERNAL BYPASS
3. THIRD STAGE SOURCE
4. GROUND
5. DRAIN
6. GATE 3
7. SECOND STAGE Vd
8. FIRST STAGE Vd

STYLE 8:
PIN 1. COLLECTOR, DIE #1
2. BASE, #1
3. BASE, #2
4. COLLECTOR, #2
5. COLLECTOR, #2
6. EMITTER, #2
7. EMITTER, #1
8. COLLECTOR, #1

STYLE 9:
PIN 1. EMITTER, COMMON
2. COLLECTOR, DIE #1
3. COLLECTOR, DIE #2
4. EMITTER, COMMON
5. EMITTER, COMMON
6. BASE, DIE #2
7. BASE, DIE #1
8. EMITTER, COMMON

STYLE 10:
PIN 1. GROUND
2. BIAS 1
3. OUTPUT
4. GROUND
5. GROUND
6. BIAS 2
7. INPUT
8. GROUND

STYLE 11:
PIN 1. SOURCE 1
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

STYLE 12:
PIN 1. SOURCE
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 13:
PIN 1. N.C.
2. SOURCE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 14:
PIN 1. N−SOURCE
2. N−GATE
3. P−SOURCE
4. P−GATE
5. P−DRAIN
6. P−DRAIN
7. N−DRAIN
8. N−DRAIN

STYLE 15:
PIN 1. ANODE 1
2. ANODE 1
3. ANODE 1
4. ANODE 1
5. CATHODE, COMMON
6. CATHODE, COMMON
7. CATHODE, COMMON
8. CATHODE, COMMON

STYLE 16:
PIN 1. EMITTER, DIE #1
2. BASE, DIE #1
3. EMITTER, DIE #2
4. BASE, DIE #2
5. COLLECTOR, DIE #2
6. COLLECTOR, DIE #2
7. COLLECTOR, DIE #1
8. COLLECTOR, DIE #1

STYLE 17:
PIN 1. VCC
2. V2OUT
3. V1OUT
4. TXE
5. RXE
6. VEE
7. GND
8. ACC

STYLE 18:
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 19:
PIN 1. SOURCE 1
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. MIRROR 2
7. DRAIN 1
8. MIRROR 1

STYLE 20:
PIN 1. SOURCE (N)
2. GATE (N)
3. SOURCE (P)
4. GATE (P)
5. DRAIN
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 21:
PIN 1. CATHODE 1
2. CATHODE 2
3. CATHODE 3
4. CATHODE 4
5. CATHODE 5
6. COMMON ANODE
7. COMMON ANODE
8. CATHODE 6

STYLE 22:
PIN 1. I/O LINE 1
2. COMMON CATHODE/VCC
3. COMMON CATHODE/VCC
4. I/O LINE 3
5. COMMON ANODE/GND
6. I/O LINE 4
7. I/O LINE 5
8. COMMON ANODE/GND

STYLE 23:
PIN 1. LINE 1 IN
2. COMMON ANODE/GND
3. COMMON ANODE/GND
4. LINE 2 IN
5. LINE 2 OUT
6. COMMON ANODE/GND
7. COMMON ANODE/GND
8. LINE 1 OUT

STYLE 24:
PIN 1. BASE
2. EMITTER
3. COLLECTOR/ANODE
4. COLLECTOR/ANODE
5. CATHODE
6. CATHODE
7. COLLECTOR/ANODE
8. COLLECTOR/ANODE

STYLE 25:
PIN 1. VIN
2. N/C
3. REXT
4. GND
5. IOUT
6. IOUT
7. IOUT
8. IOUT

STYLE 26:
PIN 1. GND
2. dv/dt
3. ENABLE
4. ILIMIT
5. SOURCE
6. SOURCE
7. SOURCE
8. VCC

STYLE 27:
PIN 1. ILIMIT
2. OVLO
3. UVLO
4. INPUT+
5. SOURCE
6. SOURCE
7. SOURCE
8. DRAIN

STYLE 28:
PIN 1. SW_TO_GND
2. DASIC_OFF
3. DASIC_SW_DET
4. GND
5. V_MON
6. VBULK
7. VBULK
8. VIN

STYLE 29:
PIN 1. BASE, DIE #1
2. EMITTER, #1
3. BASE, #2
4. EMITTER, #2
5. COLLECTOR, #2
6. COLLECTOR, #2
7. COLLECTOR, #1
8. COLLECTOR, #1

STYLE 30:
PIN 1. DRAIN 1
2. DRAIN 1
3. GATE 2
4. SOURCE 2
5. SOURCE 1/DRAIN 2
6. SOURCE 1/DRAIN 2
7. SOURCE 1/DRAIN 2
8. GATE 1

DOCUMENT NUMBER:	98ASB42564B	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	SOIC−8 NB		PAGE 2 OF 2

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Email Requests to: orderlit@onsemi.com

ON Semiconductor Website: www.onsemi.com

TECHNICAL SUPPORT
North American Technical Support:
Voice Mail: 1 800-282-9855 Toll Free USA/Canada
Phone: 011 421 33 790 2910

Europe, Middle East and Africa Technical Support:
Phone: 00421 33 790 2910
For additional information, please contact your local Sales Representative

◊

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for ON Semiconductor *manufacturer:*

Other Similar products are found below :

1.5SMC82AT3G 74LCX574WM FST3126MX MC78L08ACP MMBTA42 FDD8424H_F085A NTZD3154NT1H KSA1015GRTA BAT42XV2 007851X 702607H MC33079DG MC34072DR2G MC34151P MC78L08ACDG 74VHC14MX 74VHC541MTCX FAN3111ESX FDMC86262P FDMD8530 FEBFL7733A_L53U021A FEBFOD8333 MM74HC138MX MMBZ5233B FOD3120SD FPAB30BH60B FQP2N80 1.5KE16AG MT9V115EBKSTCH-GEVB NB6L295MNGEVB NB7L1008MNGEVB NC7WZ126K8X NCL30000LED2GEVB NCN9252MUGEVB NCP1075PSRGEVB NCV4274CDT33RKG NCV887100D1R2G NDT2955 1N5339B NSIC2030JBT3G NV890231MWTXGEVB CAT4101AEVB KA7818ETU S3JB 2SC5569-TD-E FEBFL7734_L55L008A 1V5KE39CA FNB33060T AMIS30422DBGEVB AMIS3062XGEVK