

MCXA345/346

Mixed-signal Arm Cortex-M33 MCU with 180 MHz, up to 1024 KB Flash

Rev. 3 — 11 June 2025

Product data sheet

Features

- Arm® Cortex®-M33 180MHz with 738 CoreMark® (4.10 CoreMark®/MHz)
- Up to 1MB Flash, 256KB SRAM, up to 8 KB RAM with ECC
- All RAM can be retained down to Deep Power Down mode
- Internal free running oscillator(FRO180M) with 1% precision at junction temperature from 0 °C to 85 °C, and 1.5% across the full temperature range
- Temperature range: -40 °C to 125 °C
- Down to 78 µA/MHz Active current, 96 µA Deep Sleep current, 32 µA Power Down current, 473 nA Deep Power Down current

Cores

- Arm 32-bit Cortex-M33 CPU, with FPU and DSP extension instruction set and MPU, no Trust Zone

Processing Accelerators


- MAU (Math Accelerate Unit), supports trigonometric, reciprocal, square, square root, sine, cosine and arctan algorithms
- SmartDMA, co-processor for applications such as parallel camera interface and keypad scanning

Memories

- Single-bank Flash: Up to 1024 KB Flash with ECC (support one bit correction and two bits detection)
- Cache Engine with 8 KB RAM
- Up to 256 KB RAM of which 8 KB is shared with cache, configurable as up to 8 KB RAM with ECC (support one bit correction and two bits detection)
- All RAM can be retained down to Deep Power Down mode
- ROM

Security

- 128-bit Universal Unique Identifier (UUID) per device in accordance with IETF's RFC4122 version5 specification
- Device lifecycle management
- Flash read/write/execute permission protect by MBC and lockable
- Implicit-protected Flash Region (IFR)
- Security Monitoring
 - Code Watchdog for code flow integrity checking
 - Glitch attack resistant keyed access (Glikey) to security sensitive registers



- 6x Passive anti tamper detect
- GLIKEY enforces security checks before allowing a write to security-sensitive register

Low-Power Performance

- **Active**
 - 78 $\mu\text{A}/\text{MHz}$, in Active Mode (executing while(1) from flash, 3.3 V@25 °C)
- **Deep Sleep**
 - 96 μA , 9.01 μs wake-up (3.3 V@25 °C)
- **Power Down**
 - 32 μA , 18.84 μs wake-up (full SRAM retention, 3.3 V@25 °C)
- **Deep Power Down**
 - 473 nA, 1.57 ms wake-up (wakeup timer disabled, reset pin enabled, all SRAM off, 3.3 V@25 °C)

System and Clocks

- 180 MHz free-running oscillator (FRO180M)
- 12 MHz free-running oscillator (FRO12M)
- 16 KHz free-running oscillator (FRO16K)
- Up to 50 MHz crystal oscillator
- One PLL
- Hardware and Software Watchdogs
- Asynchronous DMA modules (8-channels)

Communication Interfaces for Connectivity

- 2x LPSPI, 4x LPI2C, 6x LPUART
- 1x FlexCAN with FD

Advanced Motor Control

- Up to 2x FlexPWM each with 4 submodules, providing 16 complementary outputs of PWM (no Nanoedge module)
- Up to 2x Quadrature Encoder/Decoder (eQDC)
- 2x AOI (AND/OR/Invert) module support up to 4 output trigger

Analog

- 4x 16-bit ADC
 - Up to 3.2 Msps in 16-bit mode, and 4 Msps in 12-bit mode
 - Up to 82 ADC Input channels total (depending on the package)
 - Integrated temperature sensor
- 1 x 12-bit DAC
 - Up to 1 Msps
- 3 x High-speed Comparators with 8 input pins and 8-bit DAC as internal reference
 - 1x LPCMP is functional down to Deep Power Down mode
- 4x OPAMP without PGA

Timers

- 5 x 32-bit standard general-purpose asynchronous timers/counters, which support up to four capture inputs and four compare outputs, PWM mode, and external count input. Specific timer events can be selected to generate DMA requests.
- Low power timer
- Frequency measurement timer
- Windowed watchdog timer
- Wake timer
- Micro-tick timer (UTICK)
- OS event timer
- RTC timer without external 32KHz input

General-purpose input/outputs

- Up to 114 GPIOs
- Up to eight 20 mA IO
- 50 MHz IO on P0, P1, P3 and P4
- Up to 29-pin wake-up sources function down to deep power-down mode
- Support 1.71 V~3.6 V IO supply range

Power Management

- Integrated voltage regulator
 - Core LDO, other LDOs
- Operating voltage: 1.71 V to 3.6 V
- IOs: 1.71 V - 3.6 V full-performance

Target Applications

Industrial

- Energy Storage and Management System
- Smart Metering
- Factory Automation
- Industrial HMI
- Mobile Robotics Ecosystem
- Motion Control and Robotics
- Motor Drives
- Brushless DC Motor (BLDC) Control
- Permanent Magnet Synchronous Motor (PMSM) Control

Smart Home

- Home Control Panel
- Major Home Appliances
- Robotic Appliance
- Smart Speaker
- Soundbar
- Gaming Accessories

- Smart Lighting
- Smart Power Socket and Light Switch

Table 1. Ordering Information

| Part Number ^{1,2} | Marking | Core Speed (MHz) | Flash (KB) | SRAM (KB) | GPIO | Pin Count | Package |
|----------------------------|------------|------------------|------------|-----------|------|-----------|---------|
| MCXA345VPN | MCXA345VPN | 180 | 512 | 128 | 114 | 169 | WFBGA |
| MCXA345VLQ | MCXA345VLQ | 180 | 512 | 128 | 114 | 144 | LQFP |
| MCXA345VLL | MCXA345VLL | 180 | 512 | 128 | 86 | 100 | LQFP |
| MCXA345VLH | MCXA345VLH | 180 | 512 | 128 | 55 | 64 | LQFP |
| MCXA346VPN | MCXA346VPN | 180 | 1024 | 256 | 114 | 169 | WFBGA |
| MCXA346VLQ | MCXA346VLQ | 180 | 1024 | 256 | 114 | 144 | LQFP |
| MCXA346VLL | MCXA346VLL | 180 | 1024 | 256 | 86 | 100 | LQFP |
| MCXA346VLH | MCXA346VLH | 180 | 1024 | 256 | 55 | 64 | LQFP |

1. As marked on package
2. To confirm current availability of orderable part numbers, go to <http://www.nxp.com> and perform a part number search.

Table 2. Device Revision Number

| Device Mask Set Number | JTAG ID Register[PRN] |
|------------------------|-----------------------|
| 0P89K | 0x0726802B |

Table 3. Related Resources

| Type | Description | Resource |
|--------------------------|--|--|
| Fact Sheet | The Fact Sheet gives overview of the product key features and its uses. | MCXA3xxFS |
| Reference Manual | The Reference Manual contains a comprehensive description of the structure and function (operation) of a device. | MCXAP144M180FS6RM |
| Data Sheet | The Data Sheet includes electrical characteristics and signal connections. | This document |
| Chip Errata | The chip mask set Errata provides additional or corrective information for a particular device mask set. | MCXA3xx_P89K |
| Package drawing | Package dimensions are provided in package drawings. | <ul style="list-style-type: none"> • WFBGA169: 98ASA02230D • LQFP144: 98ASS23177W • LQFP100: 98ASS23308W • LQFP64: 98ASS23234W |
| Software development kit | MCUXpresso SDK. An open source software development kit (SDK) built specifically for your processor and evaluation board selections. | http://www.nxp.com/mcuxpresso |




Figure 1. Block Diagram




Figure 2. Bus Architecture

1 Feature Comparison

Table 4. Feature Comparison

| | | MCX A345 | MCX A346 |
|-------------------------|---|--------------------------------|---|
| Core Platform | Core Cortex-M33 | 180 MHz | |
| | Cache | 8KB | |
| | DMA | 8 Channels | |
| | Wakeup unit(WUU) | Yes | |
| | Pheripheral input multiplexing(INPUTMUX) | Yes | |
| Processing Accelerators | MAU | Yes | |
| | SmartDMA | Yes | |
| Clock | Fast internal reference clock FRO180M | 180 MHz | |
| | Slow internal reference clock FRO12M | 12 MHz | |
| | Low power internal reference clock FRO16K | 16.384 KHz | |
| | System oscillator with external crystal(SOSC) | 8 - 50 MHz | |
| | PLL | Yes | |
| Memory | Flash | 512 KB w/8 KB CMPA | 1024 KB w/8 KB CMPA |
| | SRAM | 128 KB including 8 kB with ECC | 256 KB including 8 KB with ECC and include 8KB SRAM shared with Cache |
| | Error injection module (EIM) | Yes | |
| | Error recording module (ERM) | Yes | |
| | Security | Lifecycle management (LC) | Yes |
| | Read out protection (ROP) | Yes | |
| | Memory block checker (MBC) | Yes | |
| | GLIKEY | Yes | |
| | UUID | 128-bit | |
| | Code watchdog (CDOG) | 1 | |
| | Cyclic redundancy check (CRC) | 1 | |
| | Passive anti tamper pin | WFBGA169(PN) | 6 |
| | | LQFP144(LQ) | 6 |

Table continues on the next page...

Table 4. Feature Comparison...continued

| | | | MCX A345 | MCX A346 | |
|--------------------------|------------------------------------|--------------|----------|-----------|----|
| | | LQFP100(LL) | | 4 | |
| | | LQFP64(LH) | | 2 | |
| Communication Interfaces | LPUART | | | 6 | |
| | LPSPI | | | 2 | |
| | LPI2C | | | 4 | |
| | FlexCAN | | | 1x CAN FD | |
| Analog | Low power comparator(LPCMP) | | | 3 | |
| | ADC | | | 4 | |
| | ADC input pin | WFBGA169(PN) | | | 82 |
| | | LQFP144(LQ) | | | 82 |
| | | LQFP100(LL) | | | 64 |
| | | LQFP64(LH) | | | 38 |
| | DAC | | | 1 | |
| | OpAmp(w/o PGA) | WFBGA169(PN) | | | 4 |
| | | LQFP144(LQ) | | | 4 |
| | | LQFP100(LL) | | | 4 |
| LQFP64(LH) | | | 3 | | |
| Motor Control | FlexPWM ¹ | | | 2 | |
| | AND/OR INVERT (AOI) | | | 2 | |
| | Quadrature decoder (eQDC) | | | 2 | |
| Timer | 32-bit timer(Ctimer) | | | 5 | |
| | Low power timer(LPTMR) | | | 1 | |
| | Micro-tick timer(UTICK) | | | 1 | |
| | OS event timer | | | 1 | |
| | Windowed watchdog timer (WWDT) | | | 1 | |
| | Frequency measurement (FREQME) | | | 1 | |
| | Wake timer | | | 1 | |
| | RTC ² | | | 1 | |
| IO | Independent IO supply ³ | | | No | |
| | 5V tolerant IO ⁴ | | | 2 | |
| | High drive IO (20 mA) ⁵ | | | Up to 8 | |
| | 50MHz IO ⁶ | | | Up to 22 | |

Table continues on the next page...

Table 4. Feature Comparison...continued

| | | | MCX A345 | MCX A346 |
|-----------------------|-----------------|--------------|------------------|----------|
| Packages ⁷ | GPIO/Wakeup Pin | WFBGA169(PN) | 114/29 | |
| | | LQFP144(LQ) | 114/29 | |
| | | LQFP100(LL) | 86/25 | |
| | | LQFP64(LH) | 55/19 | |
| Temperature range | | | -40 °C to 125 °C | |

1. There're 4 sub-modules for each FlexPWM module
2. RTC only support counter mode, no dedicate VBAT and not support external 32.768KHz crystal
3. MCX A345/A346 does not support 1.2V IO power supply
4. P3_27, P3_28 are 5V tolerant IOs
5. P1_8,P1_9,P1_30,P1_31,P3_1,P3_0,P0_16,P0_17 are High Drive IOs
6. 50 MHz IOs are located on P1, P3, P4 ports
7. Show the package types and GPIO numbers and Wakeup pin numbers

2 Ratings

2.1 Thermal handling ratings

Table 5. Thermal handling ratings

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|--|-----|-----|-----|------|-----------|
| TSTG | Storage temperature ¹ | -55 | — | 150 | °C | — |
| TSDR | Solder temperature, lead-free ² | — | — | 260 | °C | — |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

2.2 Moisture handling ratings

Table 6. Moisture handling ratings

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|------|-----------|
| MSL | Moisture sensitivity level ¹ | — | — | 3 | — | — |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

2.3 ESD handling ratings

Table 7. ESD handling ratings

| Description | Rating | Unit | Notes |
|---|---------|------|--------------|
| Electrostatic discharge voltage, human body model | +/-2000 | V | ¹ |
| Electrostatic discharge voltage, charged-device model | +/-500 | V | ² |

Table continues on the next page...

Table 7. ESD handling ratings...continued

| Description | Rating | Unit | Notes |
|---|------------------|------|-------|
| Electrostatic discharge voltage, charged device model (corner pins) | +/-750 | V | 2 |
| Latch-up immunity level (Class II at 110 °C junction temperature) | Immunity Level A | — | 3 |

1. Determined according to ANSI/ESDA/JEDEC Standard JS-001-2023, For Electrostatic Discharge Sensitivity Testing, Human Body Model (HBM) - Device Level.
2. Determined according to ANSI/ESDA/JEDEC Standard JS-002-2022, For Electrostatic Discharge Sensitivity Testing, Charged Device Model (CDM) - Device Level.
3. Determined according to JEDEC Standard JESD78, IC Latch-Up Test.

2.4 Voltage and current maximum ratings

The table below shows the absolute minimum and maximum rating for the device. If the values are violated, device could be damaged. See Voltage and current for operating requirements, and Terminology and guidelines for definitions of terms.

Table 8. Voltage and current maximum ratings

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|------------|---|------|-----|-----------------------|------|-----------|
| VDD | Supply voltage for Port 0, Port 1, Port 2, Port 3 and Port 4 | -0.3 | — | 3.63 | V | — |
| VDD_ANA | Supply voltage for ADC | -0.3 | — | 3.63 | V | — |
| VDIO | Digital input voltage | -0.3 | — | VDD + 0.3 | V | — |
| VDIO_5VTOL | Digital input voltage for 5V tolerant I/O pins | -0.3 | — | min(VDD + 3.6V, 5.5V) | V | — |
| VAIO | Analog input voltage Analog pins are defined as pins that do not have an associated general-purpose I/O port function. ¹ | -0.3 | — | VDD_ANA + 0.3 | V | — |
| IDD | Digital supply current ² | — | — | 100 | mA | — |
| ID | Maximum current single pin limit (digital output pins) | -25 | — | 25 | mA | — |

1. Analog pins are defined as pins that do not have an associated general-purpose I/O port function.
2. This limit is per supply pin. It includes all power pins, including VDD, VDD_ANA.


2.5 Required Power-On-Reset (POR) Sequencing

- VDD and VDD_ANA must be same voltage

3 General

3.1 AC electrical characteristics

Unless otherwise specified, propagation delays are measured from the 50% to the 50% point, and rise and fall times are measured at the 20% and 80% points, as shown in the following figure.



3.2 Nonswitching electrical specifications

3.2.1 Voltage and current operating requirement

Table 9. Voltage and current operating requirement

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------------|---|-----------|-----|-----------|------|--|
| VDD | Supply Voltage for IO, LDO, Flash, and LPCMP | 1.71 | — | 3.6 | V | — |
| VDD_ANA | Supply voltage for ADC | VDD - 0.1 | — | VDD + 0.1 | V | — |
| VSS - VSS_ANA | VSS-to-VSS_ANA differential voltage | -0.1 | — | 0.1 | V | — |
| VIH | Input high voltage | 0.7 × VDD | — | — | V | 1.71 V ≤ VDD ≤ 3.6 V |
| VIH_5VTOL | Input high voltage of 5V tolerant IO | 0.7 × VDD | — | — | V | 1.71 V ≤ VDD ≤ 3.6 V |
| VIL | Input low voltage | — | — | 0.3 × VDD | V | 1.71 V ≤ VDD ≤ 3.6 V |
| VIL_5VTOL | Input low voltage of 5 V tolerant IO | — | — | 0.3 × VDD | V | 1.71 V ≤ VDD ≤ 3.6 V |
| VHYS | Input hysteresis | 0.1 × VDD | — | — | V | — |
| VHYS_5VTOL | Input hysteresis of 5 V tolerant IO | 0.1 × VDD | — | — | V | — |
| IICIO | IO pin DC injection current — per pin ¹ | -3 | — | — | mA | VIN < VSS-0.3 V (negative current injection) |
| IICIO | IO pin DC injection current — per pin ¹ | — | — | 3 | mA | VIN > VDD+0.3 V (positive current injection) |
| IICcont | Contiguous pin DC injection current —regional limit, includes | -25 | — | — | mA | Negative current injection |

Table continues on the next page...

Table 9. Voltage and current operating requirement...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------|--|-----|-----|-----|------|----------------------------|
| | sum of negative injection currents of 16 contiguous pins | | | | | |
| IICcont | Contiguous pin DC injection current —regional limit, includes sum of negative injection currents of 16 contiguous pins | — | — | 25 | mA | Positive current injection |
| VODPU | Open drain pullup voltage level ² | VDD | — | VDD | V | — |

1. All I/O pins are internally clamped to VSS and VDD through an ESD protection diode. If VIN is greater than VDD_MIN(=VSS-0.3 V) or is less than VDD_MAX(=VDD+ 0.3 V), then there is no need to provide current limiting resistors at the pads. If this limit cannot be observed, then a current limiting resistor is required. The negative DC injection current limiting resistor is calculated as $R = (-0.3 - VIN)/(-IICIOmin)$. The positive injection current limiting resistor is calculated as $R=(VIN-VDD_MAX)/IICIOmax$. The actual resistor should be an order of magnitude higher to tolerate transient voltages
2. Open drain outputs must be pulled to whichever supply voltage corresponds to that IO, VDD as appropriate.

3.2.2 HVD, LVD, and POR operating requirements

The device includes low-voltage detection (LVD) and high-voltage detection (HVD) power supervisor circuits for following power supplies:

- VDD

3.2.2.1 VDD supply HVD, LVD, and POR Operating Requirements

Table 10. VDD supply HVD, LVD, and POR Operating Requirements

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------------|---|-------|-------|-------|------|-----------|
| VHVDH_VDD | VDD Rising high-voltage detect threshold (HVD assertion) | 3.730 | 3.810 | 3.890 | V | — |
| VHVDH_HYS_VDD | VDD High-voltage inhibit reset/recover hysteresis | — | 38 | — | mV | — |
| VLVDH_VDD | VDD Falling low-voltage detect threshold (LVD assertion) - high range | 2.567 | 2.619 | 2.673 | V | — |
| VLVDH_HYS_VDD | VDD Low-voltage inhibit reset/recover hysteresis - high range | — | 27 | — | mV | — |
| VLVDL_VDD | VDD Falling low-voltage detect threshold (LVD assertion) - low range | 1.618 | 1.651 | 1.684 | V | — |
| VLVDL_HYS_VDD | VDD Low-voltage inhibit reset/recover hysteresis - low range | — | 16 | — | mV | — |

3.2.3 Voltage and current operating behaviors

Table 11. Voltage and current operating behaviors

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|-----------|--|---------------------|-------|-------|------|-------------------------------------|
| VOH | Output high voltage — Normal drive strength ¹ | VDD – 0.5 | — | — | V | 2.7 V ≤ VDD ≤ 3.6 V, IOH = 4 mA |
| VOH | Output high voltage — Normal drive strength ¹ | VDD – 0.5 | — | — | V | 1.71 V ≤ VDD < 2.7 V, IOH = 2.5 mA |
| VOH | Output high voltage — High drive strength ^{1,2} | VDD – 0.5 | — | — | V | 2.7 V ≤ VDD ≤ 3.6 V, IOH = 6 mA |
| VOH | Output high voltage — High drive strength ^{1,2} | VDD – 0.5 | — | — | V | 1.71 V ≤ VDD < 2.7 V, IOH = 3.75 mA |
| IOHT | Output high current total for all ports | — | — | 100 | mA | — |
| VOL | Output low voltage — Normal drive strength ^{1,3} | — | — | 0.5 | V | 2.7 V ≤ VDD ≤ 3.6 V, IOL = 4 mA |
| VOL | Output low voltage — Normal drive strength ^{1,3} | — | — | 0.5 | V | 1.71 V ≤ VDD < 2.7 V, IOL = 2.5 mA |
| VOL | Output low voltage — High drive strength ^{1,2,3} | — | — | 0.5 | V | 2.7 V ≤ VDD ≤ 3.6 V, IOL = 6 mA |
| VOL | Output low voltage — High drive strength ^{1,2,3} | — | — | 0.5 | V | 1.71 V ≤ VDD < 2.7 V, IOL = 3.75 mA |
| IOLT | Output low current total for all ports | — | — | 100 | mA | — |
| IIN | Input leakage current (per pin) for full temperature range ⁴ | — | 0.02 | 1 | μA | — |
| IIN | Input leakage current (per pin) at 25 °C ⁴ | — | 0.001 | 0.025 | μA | — |
| IOZ | Hi-Z (off-state) leakage current (per pin) | — | 0.02 | 1 | μA | — |
| RPU | Internal pullup resistors | 33 | 50 | 75 | kΩ | — |
| RPU (I3C) | Internal pullup resistors ⁵ | (VDD – 0.27 V)/3 mA | 1.75 | — | kΩ | — |
| RPD | Internal pulldown resistors | 33 | 50 | 75 | kΩ | — |
| RHPU | High-resistance pullup option (PCR _x [PV] = 1) ⁶ | 0.67 | — | 1.5 | MΩ | — |
| RHPD | High-resistance pulldown option (PCR _x [PV] = 1) ⁶ | 0.67 | — | 1.5 | MΩ | — |
| VBG | Bandgap voltage reference voltage | 0.98 | 1.0 | 1.02 | V | — |

1. For the HD pads, when setting DSE1=1, the IOH/IOL are four times higher at the same VOH/VOL.
2. RESET_B pins are always configured in high drive mode
3. Open drain outputs must be pulled to VDD

- 4. Measured at VDD = 3.6 V.
- 5. Only I3C pins support this option
- 6. Only RESET_B pins support this option.

3.2.4 On-chip regulator electrical specifications

3.2.4.1 LDO_CORE electrical specifications

Table 12. LDO_CORE electrical specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------|-------------------------------|------|-----|-----|------|---------------------|
| VDD | LDO_CORE input supply voltage | 1.71 | — | 3.6 | V | — |
| ILOAD | LDO_CORE max load current | — | — | 96 | mA | Over drive strength |
| ILOAD | LDO_CORE max load current | — | — | 2 | mA | Low drive strength |
| IDD | LDO_CORE current consumption | — | — | 250 | µA | Over drive strength |
| IDD | LDO_CORE current consumption | — | — | 500 | nA | Low drive strength |
| IINRUSH | LDO_CORE inrush current | — | — | 10 | mA | — |

3.2.5 Power mode transition operating behaviours

All specifications in the following table assume this clock configuration:

- CPU clock = 180 MHz
- AHB clock = 180 MHz
- Clock source = FRO180M

3.2.5.1 Power mode transition operating behaviors

Table 13. Power mode transition operating behaviors

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------|---|-----|-------|-------|------|-----------|
| tPOR | After a POR event, amount of time to execution of the first instruction (measured from the point where VDD reach 1.8V) across the operating temperature range of the chip. ^{1,2} | — | 2.94 | 2.98 | ms | — |
| tSLEEP | Sleep → Active ^{1,2,3,4} | — | 0.42 | 0.46 | µs | — |
| tDSLEEP | Deep Sleep → Active ^{1,2,3,4} | — | 9.01 | 10.31 | µs | — |
| tPWDN | Power Down → Active ^{1,2,3,5} | — | 18.84 | 22.15 | µs | — |
| tDPWDN | Deep Power Down → Active ^{1,2,3,4} | — | 1.57 | 1.59 | ms | — |

1. Max value is mean+3 × sigma of tested values at the worst case of ambient temperature range and VDD 1.71 V to 3.6 V. Max values are based on characterization but not covered by test limits in production.
2. Typical value is the average of values tested at Temperature=25 °C and VDD=3.3 V
3. WFE used for low-power mode entry
4. SPC->LPWKUP_DELAY[LPWKUP_DELAY] = 0x00 and the Core voltage level is configured as same level for Active and Low Power mode (SPC->ACTIVE_CFG[CORELDO_VDD_LVL]=SPC->LP_CFG[CORELDO_VDD_LVL] = 01b).

- 5. SPC->LPWKUP_DELAY[LPWKUP_DELAY] = 0x5B and the Core voltage level is configured as different level for Active and Low Power mode (SPC->ACTIVE_CFG[CORELDO_VDD_LVL] = 01b for Active mode, SPC->LP_CFG[CORELDO_VDD_LVL] = 00b for Low Power mode)

3.2.6 Power consumption operating behaviors

The maximum values stated in the following sections represent characterized results equivalent to the mean plus three times the standard deviation (mean + 3 sigma).

3.2.6.1 Power consumption operating behaviors

When calculating the total MCU current consumption the following considerations should be made:

- Specifications below only include power for the MCU itself including VDD, VDD_ANA.
- VDD_USB current draw are not included
- On top of the device's IDD current consumption, external loads applied to pins of the device need to be considered

Table 14. Power consumption operating behaviors

| Symbol | Description | Condition ¹ | Typ | Unit |
|---------------------------|---|------------------------|-------|------|
| IDD_ACT_MD_1 ² | 1. CPU_CLK = 45 MHz from FRO180M. VDD_CORE = 1.0V from LDO_CORE Normal Drive. 2. All peripheral clocks disabled; Flash is configured to LP mode; Cache enabled. 3. While(1) loop executing from internal flash. | 25 °C | 3.32 | mA |
| | | 105 °C | 5.78 | mA |
| | | 125 °C | 7.98 | mA |
| IDD_ACT_MD_2 | 1. CPU_CLK = 45 MHz from FRO180M. VDD_CORE = 1.0V from LDO_CORE Normal Drive. 2. All peripheral clocks enabled; Cache enabled. 3. While(1) loop executing from internal flash. | 25 °C | 3.68 | mA |
| | | 105 °C | 6.14 | mA |
| | | 125 °C | 8.38 | mA |
| IDD_ACT_MD_CM_1 | 1. CPU_CLK = 45 MHz from FRO180M. VDD_CORE = 1.0V from LDO_CORE Normal Drive. 2. All peripheral clocks disabled; Flash is configured to LP mode; Cache enabled. 3. Coremark executing from internal flash. | 25 °C | 4.09 | mA |
| | | 105 °C | 6.55 | mA |
| | | 125 °C | 8.74 | mA |
| IDD_ACT_MD_CM_2 | 1. CPU_CLK = 45 MHz from FRO180M. VDD_CORE = 1.0V from LDO_CORE Normal Drive. 2. All peripheral clocks enabled; Cache enabled. 3. Coremark executing from internal flash. | 25 °C | 4.45 | mA |
| | | 105 °C | 6.93 | mA |
| | | 125 °C | 9.15 | mA |
| IDD_ACT_OD_1 | 1. CPU_CLK = 180 MHz from FRO180M. VDD_CORE = 1.2 V from LDO_CORE Normal Drive. 2. All peripheral clocks disabled; Flash is configured to LP mode; Cache enabled. 3. While(1) loop executing from internal flash. | 25 °C | 13.76 | mA |
| | | 105 °C | 17.32 | mA |
| | | 125 °C | 20.43 | mA |
| IDD_ACT_OD_2 | 1. CPU_CLK = 180 MHz from FRO180M. VDD_CORE = 1.2 V from LDO_CORE Normal Drive. 2. All peripheral clocks enabled; Cache enabled. 3. While(1) loop executing from internal flash. | 25 °C | 15.13 | mA |
| | | 105 °C | 18.89 | mA |
| | | 125 °C | 21.99 | mA |
| IDD_ACT_OD_CM_1 | 1. CPU_CLK = 180 MHz from FRO180M. VDD_CORE = 1.2 V from LDO_CORE Normal Drive. 2. All peripheral clocks disabled; Flash | 25 °C | 17.79 | mA |
| | | 105 °C | 21.45 | mA |

Table continues on the next page...

Table 14. Power consumption operating behaviors...continued

| Symbol | Description | Condition ¹ | Typ | Unit |
|---------------------|--|------------------------|--------|------|
| | is configured to LP mode; Cache enabled. 3. Coremark executing from internal flash. | 125 °C | 24.61 | mA |
| IDD_ACT_OD_CM_2 | 1. CPU_CLK = 180 MHz from FRO180M. VDD_CORE = 1.2 V from LDO_CORE Normal Drive. 2. All peripheral clocks enabled; Cache enabled. 3. Coremark executing from internal flash. | 25 °C | 18.88 | mA |
| | | 105 °C | 22.79 | mA |
| | | 125 °C | 25.94 | mA |
| IDD_SLEEP_OD_1 | 1. CPU_CLK = OFF; SYSTEM_CLK = 180 MHz from FRO180M. VDD_CORE = 1.2 V from LDO_CORE Normal Drive. 2. All peripheral clocks disabled. 3. Core in WFI. | 25 °C | 8.08 | mA |
| | | 105 °C | 11.68 | mA |
| | | 125 °C | 14.75 | mA |
| IDD_SLEEP_OD_2 | 1. CPU_CLK = OFF; SYSTEM_CLK = 180 MHz from FRO180M. VDD_CORE = 1.2 V from LDO_CORE Normal Drive. 2. All peripheral clocks enabled. 3. Core in WFI. | 25 °C | 9.16 | mA |
| | | 105 °C | 12.69 | mA |
| | | 125 °C | 15.78 | mA |
| IDD_SLEEP_MD_1 | 1. CPU_CLK = OFF; SYSTEM_CLK = 45 MHz from FRO180M. VDD_CORE = 1.0V from LDO_CORE Normal Drive. 2. All peripheral clocks disabled. 3. Core in WFI. | 25 °C | 2.16 | mA |
| | | 105 °C | 4.59 | mA |
| | | 125 °C | 6.81 | mA |
| IDD_SLEEP_MD_2 | 1. CPU_CLK = OFF; SYSTEM_CLK = 45 MHz from FRO180M. VDD_CORE = 1.0V from LDO_CORE Normal Drive. 2. All peripheral clocks enabled. 3. Core in WFI. | 25 °C | 2.41 | mA |
| | | 105 °C | 4.85 | mA |
| | | 125 °C | 7.07 | mA |
| IDD_SLEEP_MD_3 | 1. CPU_CLK = OFF; SYSTEM_CLK = 12 MHz from FRO12M. VDD_CORE = 1.0 V from LDO_CORE Low Drive. 2. All peripheral clocks enabled. 3. Core in WFI. | 25 °C | 0.579 | mA |
| | | 105 °C | 3.04 | mA |
| | | 125 °C | 5.32 | mA |
| IDD_DEEP_SLEEP_OD_1 | 1. CPU_CLK = OFF; SYSTEM_CLK = OFF; SLOW_CLK = OFF; VDD_CORE = 1.2 V from LDO_CORE Normal Drive; FRO12M disabled. 2. All peripheral clocks disabled; all on-chip SRAM in deep sleep. 3. Core in WFI. | 25 °C | 542.27 | µA |
| | | 105 °C | 3000 | µA |
| | | 125 °C | 5130 | µA |
| IDD_DEEP_SLEEP_MD_1 | 1. CPU_CLK = OFF; SYSTEM_CLK = OFF; SLOW_CLK = OFF; VDD_CORE = 1.0 V from LDO_CORE Low Drive; FRO12M disabled. 2. All peripheral clocks disabled; all on-chip SRAM in deep sleep. 3. Core in WFI. | 25 °C | 96.02 | µA |
| | | 105 °C | 1850 | µA |
| | | 125 °C | 3470 | µA |
| IDD_DEEP_SLEEP_MD_2 | 1. CPU_CLK = OFF; SYSTEM_CLK = OFF; SLOW_CLK = OFF; VDD_CORE = 1.0 V from LDO_CORE Low Drive; FRO12M enabled. 2. All peripheral clocks disabled; all on-chip SRAM in deep sleep. 3. Core in WFI. | 25 °C | 155.29 | µA |
| | | 105 °C | 1910 | µA |
| | | 125 °C | 3530 | µA |
| IDD_POWER_DOWN_1 | 1. CPU_CLK = SYSTEM_CLK = OFF; VDD_CORE = 0.6V retention voltage from LDO_CORE Low | 25 °C | 31.95 | µA |
| | | 105 °C | 915.38 | µA |

Table continues on the next page...

Table 14. Power consumption operating behaviors...continued

| Symbol | Description | Condition ¹ | Typ | Unit |
|-----------------------|--|------------------------|-------|------|
| | Drive 2. All RAM retained; FRO16K disabled. 3. Core in WFI. | 125 °C | 1810 | µA |
| IDD_DEEP_POWER_DOWN_1 | 1. CPU_CLK = SYSTEM_CLK = OFF; All VDD_CORE domains power off. 2. All RAM OFF; Wake timer disabled, FRO16K disabled. 3. Core in WFI. | 25 °C | 0.473 | µA |
| | | 105 °C | 7.95 | µA |
| | | 125 °C | 18.62 | µA |

1. Ambient temperature
2. MD middle drive, core voltage is 1.0V. OD over drive, core voltage is 1.2V

3.2.7 EMC radiated emissions operating behaviors

EMC measurements to IC-level IEC standards are available from NXP on request.

3.2.8 Designing with radiated emissions in mind

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions:

1. Go to nxp.com.
2. Perform a keyword search for “EMC design”.

3.2.9 Capacitance attributes

Table 15. Capacitance attributes

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---------------------------------|-----|-----|-----|------|-----------|
| CIN_A | Input capacitance: analog pins | — | — | 7 | pF | — |
| CIN_D | Input capacitance: digital pins | — | — | 7 | pF | — |

3.3 Switching specifications

3.3.1 Device clock specs

Table 16. Device clock specs

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------|-----------------------|-----|-----|-----|------|--|
| fCPU | CPU clock (CPU_CLK) | — | — | 180 | MHz | Over drive (OD) mode VDD_CORE = 1.2 V |
| fSYSTEM | CPU clock (CPU_CLK) | — | — | 180 | MHz | Over drive (OD) mode VDD_CORE = 1.2 V |
| fSLOW | Slow clock (SLOW_CLK) | — | — | 30 | MHz | Over drive (OD) mode VDD_CORE = 1.2 V |
| fCPU | CPU clock (CPU_CLK) | — | — | 45 | MHz | Middle drive (MD) mode VDD_CORE = 1.0 V |

Table continues on the next page...

Table 16. Device clock specs...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------|---------------------------|-----|-----|-----|------|---|
| fSYSTEM | SYSTEM clock (SYSTEM_CLK) | — | — | 45 | MHz | Middle drive (MD) mode VDD_CORE = 1.0 V |
| fSLOW | Slow clock (SLOW_CLK) | — | — | 7.5 | MHz | Middle drive (MD) mode VDD_CORE = 1.0 V |

3.3.2 General switching specifications

These general-purpose specifications apply to all signals configured for GPIO, LPUART, LPI2C, LPI3C, LPSPI functions.

3.3.2.1 General switching specifications

NOTE

Refer to attached pinout spreadsheet.

Table 17. General switching specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|---------------------|---|
| — | GPIO pin interrupt pulse width — Synchronous path ¹ | 1.5 | — | — | SYSTEM clock cycles | The synchronous and asynchronous timing must be met. |
| — | GPIO pin interrupt pulse width — Asynchronous path | 150 | — | — | ns | — |
| — | GPIO pin interrupt pulse width — Asynchronous path | 50 | — | — | ns | — |
| — | External RST pin interrupt pulse width — Asynchronous path ² | 330 | — | — | ns | This is the shortest pulse that is guaranteed to be recognized. |
| — | GPIO pin interrupt pulse width — Asynchronous path ² | 16 | — | — | ns | — |
| — | Port rise/fall time for slow I/O pins ^{3,4} | 1 | — | 7 | ns | 2.7 ≤ VDD ≤ 3.6 V, Fast slew rate (SRE = 0; DSE = 0) |
| — | Port rise/fall time for slow I/O pins ^{3,4} | 3.5 | — | 15 | ns | 2.7 ≤ VDD ≤ 3.6 V, Slow slew rate (SRE = 1; DSE = 0) |
| — | Port rise/fall time for slow I/O pins ^{3,4} | 1 | — | 7 | ns | 1.71 ≤ VDD < 2.7 V, Fast slew rate (SRE = 0; DSE = 1) |
| — | Port rise/fall time for slow I/O pins ^{3,4} | 3.5 | — | 25 | ns | 1.71 ≤ VDD < 2.7 V, Slow slew rate (SRE = 1; DSE = 1) |

Table continues on the next page...

Table 17. General switching specifications...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|------|---|
| — | Port rise/fall time for slow I/O pins, 5V Tolerant ^{3,4} | 1 | — | 7 | ns | 2.7 ≤ VDD ≤ 3.6 V, Fast slew rate (SRE = 0; DSE = 0) |
| — | Port rise/fall time for slow I/O pins, 5V Tolerant ^{3,4} | 3.5 | — | 15 | ns | 2.7 ≤ VDD ≤ 3.6 V, Slow slew rate (SRE = 1; DSE = 0) |
| — | Port rise/fall time for slow I/O pins, 5V Tolerant ^{3,4} | 1 | — | 7 | ns | 1.71 ≤ VDD < 2.7 V, Fast slew rate (SRE = 0; DSE = 1) |
| — | Port rise/fall time for slow I/O pins, 5V Tolerant ^{3,4} | 3.5 | — | 25 | ns | 1.71 ≤ VDD < 2.7 V, Fast slew rate (SRE = 1; DSE = 1) |
| — | Port rise/fall time for medium I/O pins ^{5,6} | 0.8 | — | 4 | ns | 2.7 ≤ VDD ≤ 3.6 V, Fast slew rate (SRE = 0; DSE = 0) |
| — | Port rise/fall time for medium I/O pins ^{5,6} | 1 | — | 7 | ns | 2.7 ≤ VDD ≤ 3.6 V, Slow slew rate (SRE = 1; DSE = 0) |
| — | Port rise/fall time for medium I/O pins ^{5,6} | 0.8 | — | 4 | ns | 1.71 ≤ VDD < 2.7 V, Fast slew rate (SRE = 0; DSE = 1) |
| — | Port rise/fall time for medium I/O pins ^{5,6} | 1 | — | 7 | ns | 1.71 ≤ VDD < 2.7 V, Slow slew rate (SRE = 1; DSE = 1) |
| — | HD pins ⁷ | 2.2 | — | 7 | ns | 2.7 ≤ VDD ≤ 3.6 V, Normal drive, fast slew rate (SRE = 0; DSE = 0) |
| — | Port rise/fall time for HD pins ⁷ | 1 | — | 7 | ns | 2.7 ≤ VDD ≤ 3.6 V, Normal drive (DSE = 0), fast slew rate (SRE = 0) |
| — | Port rise/fall time for HD pins ⁷ | 3.5 | — | 15 | ns | 2.7 ≤ VDD ≤ 3.6 V, Normal drive (DSE = 0), slow slew rate (SRE = 1) |
| — | Port rise/fall time for HD pins ⁷ | 1 | — | 7 | ns | 1.71 ≤ VDD < 2.7 V, High drive (DSE=1), Fast slew rate (SRE = 0) |
| — | Port rise/fall time for HD pins ⁷ | 3.5 | — | 25 | ns | 1.71 ≤ VDD < 2.7 V, High drive (DSE = 1) |

Table continues on the next page...

Table 17. General switching specifications...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|-----------------------|-----|-----|-----|------|--|
| — | RST pins ⁴ | 3 | — | 8 | ns | =1), Slow slew rate (SRE=1) 2.7 ≤ VDD ≤ 3.6 V |
| — | RST pins ⁴ | 3.6 | — | 20 | ns | 1.71 ≤ VDD < 2.7 V |

1. The synchronous and asynchronous timing must be met.
2. This is the shortest pulse that is guaranteed to be recognized
3. For the HD I/O pins, setting DSE1 = 1 will support the same rise/fall time at 4x the load capacitance. For the 5VTOL I/O pins, setting DSE1=1 will support the same fall time at 2x the load capacitance, but the rise time will increase due to the increased loading
4. Load is 25 pF.
5. Assumes default values in CALIB1 and CALIB0 in PORTS
6. 25 pF lumped load
7. Load is 25 pF for DSE=0. Load is 100 pF for DSE=2 or DSE=3. Drive strength and slew rate are configured using PORTx_PCRn[DSE1], PORTx_PCRn[DSE], and PORTx_PCRn[SRE].

3.4 Thermal specifications

3.4.1 Thermal operating requirements

Table 18. Thermal operating requirements

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|------|-----------|
| TA | Ambient temperature ¹ | -40 | 25 | 125 | °C | — |
| TJ | Die junction temperature ^{2,3,4} | — | — | 125 | °C | — |

1. The device may operate at maximum TA rating as long as TJ maximum of 125 °C is not exceeded. The simplest method to determine TJ is: TJ = TA + RθJA*chip power dissipation.
2. The device operating specification is not guaranteed beyond 125 °C TJ.
3. The maximum operating requirement applies to all chapters unless otherwise specifically stated.
4. Operating at maximum conditions for extended periods may affect device reliability. Refer to Product Lifetime Usage Estimates application note (AN14194)

3.4.2 Thermal attributes

Table 19. Thermal attributes

| Rating | Board Type ¹ | Symbol | LQFP64 | LQFP100 | LQFP144 | WFBGA169 | Unit |
|--|-------------------------|--------|--------|---------|---------|----------|------|
| Junction to Ambient Thermal Resistance ² | 2s2p | RθJA | 34.5 | 45.3 | 41.9 | 48.2 | °C/W |
| Junction-to-Top of Package Thermal Characterization Parameter ² | 2s2p | ΨJT | 2.2 | 0.7 | 1.3 | 1.6 | °C/W |
| Junction to Case Top Thermal Resistance ³ | 1s | RθJC | 18.9 | 15.4 | 14.5 | 19.2 | °C/W |

1. Thermal test board meets JEDEC specification for this package (JESD51-9 for non-leaded package(BGA) while JESD 51-7 is for leaded package(QFN,QFP,SOIC))
2. Determined in accordance to JEDEC JESD51-2A natural convection environment. Thermal resistance data in this report is solely for a thermal performance comparison of one package to another in a standardized specified environment. It is not meant to predict the performance of a package in an application-specific environment

- Junction-to-Case thermal resistance determined using an isothermal cold plate. For QFN package, case temperature refers to the exposed pad surface temperature at the package bottom side dead centre. For QFP/BGA packages, case temperature refers to the mold surface temperature at the package top side dead centre..

4 Peripheral operating requirements and behaviors

4.1 Core modules

4.1.1 JTAG Debug Interface Timing

The following table gives the JTAG specifications in debug interface mode.

Table 20. JTAG Debug Interface Timing

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|--|---------|-----|------|------|-------------------------|
| — | Operating voltage | 1.71 | — | 3.6 | V | — |
| J1 | TCLK frequency of operation | — | — | 25 | MHz | Boundary Scan (OD mode) |
| J1 | TCLK frequency of operation | — | — | 12.5 | MHz | Boundary Scan (MD mode) |
| J1 | TCLK frequency of operation | — | — | 25 | — | JTAG-DP/TAP (OD mode) |
| J1 | TCLK frequency of operation | — | — | 12.5 | — | JTAG-DP/TAP (MD mode) |
| J2 | TCLK cycle period | 1000/J1 | — | — | ns | — |
| J3 | TCLK clock pulse width | J2/2 | — | — | ns | — |
| J4 | TCLK rise and fall times | — | — | 3 | ns | — |
| J5 | Boundary scan input data setup time to TCLK rise | — | — | 8 | ns | OD mode |
| J5 | Boundary scan input data setup time to TCLK rise | — | — | 16 | ns | MD mode |
| J6 | Boundary scan input data hold time after TCLK rise | 1 | — | — | ns | OD mode |
| J6 | Boundary scan input data hold time after TCLK rise | 1 | — | — | ns | MD mode |
| J7 | TCLK low to boundary scan output data valid | — | — | 18 | ns | OD mode |
| J7 | TCLK low to boundary scan output data valid | — | — | 38 | — | MD mode |
| J8 | TCLK low to boundary scan output high-Z | — | — | 18 | ns | OD mode |
| J8 | TCLK low to boundary scan output high-Z | — | — | 38 | — | MD mode |

Table continues on the next page...

Table 20. JTAG Debug Interface Timing...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|-----|------|-----------|
| J9 | JTAG-DP/TAP TMS, TDI input data setup time to TCLK rise | — | — | 8 | ns | OD mode |
| J9 | JTAG-DP/TAP TMS, TDI input data setup time to TCLK rise | — | — | 16 | — | MD mode |
| J10 | JTAG-DP/TAP TMS, TDI input data hold time after TCLK rise | 1 | — | — | ns | OD mode |
| J10 | JTAG-DP/TAP TMS, TDI input data hold time after TCLK rise | 1 | — | — | — | MD mode |
| J11 | TCLK low to JTAG-DP/TAP TDO data valid | — | — | 18 | — | OD mode |
| J11 | TCLK low to JTAG-DP/TAP TDO data valid | — | — | 38 | ns | MD mode |
| J12 | TCLK low to JTAG-DP/TAP TDO high-Z | — | — | 18 | ns | OD mode |
| J12 | TCLK low to JTAG-DP/TAP TDO high-Z | — | — | 38 | — | MD mode |

TDOC represents the TDO bit frame of the scan packet in compact JTAG 2-wire mode.




Figure 4. Test clock input timing




Figure 5. Boundary scan (JTAG) timing




Figure 6. JTAG-DP/TAP timing

4.1.2 Serial Wire Debug (SWD) Timing

The following table gives the Serial Wire Debug specifications for the device.

Table 21. Serial Wire Debug (SWD) Timing

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|---------|-----|------|------|-----------|
| — | Operating voltage | 1.71 | — | 3.6 | V | — |
| S1 | SWD_CLK frequency of operation | — | — | 25 | MHz | OD mode |
| S1 | SWD_CLK frequency of operation | — | — | 20 | MHz | MD mode |
| S2 | SWD_CLK cycle period | 1000/S1 | — | — | ns | OD mode |
| S2 | SWD_CLK cycle period | 1000/S1 | — | — | ns | MD mode |
| S3 | SWD_CLK clock pulse width | 20 | — | — | ns | OD mode |
| S3 | SWD_CLK clock pulse width | 25 | — | — | ns | MD mode |
| S4 | SWD_CLK rise and fall times | — | — | 3 | ns | — |
| S5 | SWD_DIO input data setup time to SWD_CLK rise | — | — | 10 | ns | OD mode |
| S5 | SWD_DIO input data setup time to SWD_CLK rise | — | — | 12.5 | ns | MD mode |
| S6 | SWD_DIO input data hold time after SWD_CLK rise | 0 | — | — | ns | OD mode |
| S6 | SWD_DIO input data hold time after SWD_CLK rise | 0 | — | — | ns | MD mode |
| S7 | SWD_CLK high to SWD_DIO data valid | — | — | 25 | ns | OD mode |

Table continues on the next page...

Table 21. Serial Wire Debug (SWD) Timing...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|------------------------------------|-----|-----|-----|------|-----------|
| S7 | SWD_CLK high to SWD_DIO data valid | — | — | 30 | ns | MD mode |
| S8 | SWD_CLK high to SWD_DIO high-Z | — | — | 25 | ns | OD mode |
| S8 | SWD_CLK high to SWD_DIO high-Z | — | — | 30 | ns | MD mode |




Figure 7. Serial Wire clock input timing




Figure 8. Serial Wire data timing

4.2 Clock modules

4.2.1 Reference Oscillator Specification

This chip is designed to meet targeted specifications with a ± 40 ppm frequency error over the life of the part, which includes the temperature, mechanical, and aging excursions.

The table below shows typical specifications for the Crystal Oscillator.

4.2.1.1 System Crystal Oscillator Specification

Table 22. System Crystal Oscillator Specification

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|-------------------|-----|-----|-----|------|-----------|
| fosc | Crystal Frequency | 8 | — | 50 | MHz | — |

Table continues on the next page...

Table 22. System Crystal Oscillator Specification...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|-----------|--|------------------------------------|-----|-----|------|---------------------|
| Tol | Frequency tolerance | — | ±10 | ±40 | ppm | — |
| Jitosc | Jitter | — | 70 | — | — | Period jitter (RMS) |
| Vpp | Peak-to-peak amplitude of oscillation ¹ | — | 0.6 | — | V | — |
| fec | Externally provided input clock frequency ² | 0 | — | 50 | MHz | — |
| tDC_EXTAL | External clock duty cycle | 45 | 50 | 55 | % | — |
| Vec | Externally provided input clock amplitude ² | Refer to VIH and VIL specification | — | — | — | — |

1. When a crystal is being used with the oscillator, the EXTAL and XTAL pins should only be connected to required oscillator components and must not be connected to any other devices.
2. This specification is for an externally supplied clock driven to EXTAL and does not apply to any other clock input.

4.2.1.2 System Oscillator Crystal Specifications.

Table 23. System Oscillator Crystal Specifications.

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|------|------|-------|------|-------------|
| CP | Shunt Capacitance | — | 1 | 2 | pF | — |
| ESR | Crystal equivalent series resistance ¹ | — | 20 | 50 | Ω | — |
| Cpara | Parasitic capacitance of EXTAL | — | — | 8 | pF | — |
| Cpara | Parasitic capacitance of XTAL | — | — | 10 | pF | — |
| Cm | Motional capacitance Cm | 2.05 | 2.05 | 2.665 | fF | — |
| Lm | Motional inductance Lm | 7.7 | — | — | mH | — |
| Tstart | Crystal start-up time ² | — | 350 | — | μs | — |
| IOSC | Current consumption | — | 270 | — | μA | Normal mode |
| IOSC | Current consumption | — | 1 | 465 | — | Sleep mode |

1. Maximum crystal equivalent series resistance for 16 MHz is 80 ohms with 2 pF shunt capacitance.
2. Dependent on crystal specifications, proper PC board layout procedures must be followed to achieve specifications




Figure 9. Crystal Electrical Block Diagram

4.2.1.3 System Oscillator Crystal Specifications

Table 24. System Oscillator Crystal Specifications.

| Freq Crystal (MHz) | R_m (ohms) | C_p (pF) | C_{load} (pF) | C_m (pF) | L_m (mH) | Typical startup (μs) ¹ | Typical Current consumption (μA) ¹ | Drive level (μW) | |
|--------------------|--------------|------------|-----------------|------------|------------|--|--|-------------------------|-----|
| | | | | | | | | min | max |
| 8 | 100 | 5.00 | 18.0 | 0.008 | 49.47 | 1240 | 168 | 24 | 34 |
| 16 | 80 | 2.00 | 8.00 | 0.008 | 12.37 | 215 | 168.3 | 16 | 22 |
| 16 | 200 | 1.00 | 8.00 | 0.008 | 12.37 | 186 | 200.4 | 31 | 46 |
| 25 | 60 | 3.00 | 11.0 | 0.008 | 5.07 | 224 | 245.6 | 70 | 93 |
| 25 | 60 | 2.00 | 10.0 | 0.008 | 5.07 | 128 | 232.5 | 61 | 80 |
| 25 | 100 | 1.00 | 8.00 | 0.008 | 5.07 | 73.6 | 232.7 | 62 | 82 |
| 32 | 60 | 3.00 | 9.00 | 0.008 | 3.09 | 233 | 269.6 | 71 | 95 |
| 32 | 60 | 2.00 | 8.00 | 0.008 | 3.09 | 116 | 253.2 | 59 | 80 |
| 32 | 100 | 1.00 | 8.00 | 0.008 | 3.09 | 52.4 | 289.3 | 91 | 123 |
| 40 | 50 | 2.00 | 8.00 | 0.008 | 1.98 | 80.4 | 296.9 | 73 | 99 |
| 40 | 60 | 3.00 | 9.00 | 0.008 | 1.98 | 162 | 333.2 | 99 | 135 |
| 48 | 50 | 2.00 | 8.00 | 0.008 | 1.37 | 73.1 | 359.6 | 104 | 140 |
| 48 | 60 | 3.00 | 9.00 | 0.008 | 1.37 | 155 | 407.9 | 138 | 188 |

1. This is based on simulation

4.2.2 FRO180M specifications

Table 25. FRO180M specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|------|-----|------|------|-----------|
| jitper | Period jitter RMS ¹ | — | 70 | — | ps | — |
| jitper | Accumulated jitter over 10K cycles ¹ | — | 800 | — | ps | — |
| Tjunc | Operation temperature | -40 | 27 | 125 | °C | — |
| Vvdda | Analog supply voltage | 1.71 | 3.3 | 3.63 | V | — |

Table continues on the next page...

Table 25. FRO180M specifications...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------------------|---|-------|--------|------|------|----------------------|
| Vvdd | Digital supply voltage | 0.9 | 1.1 | 1.21 | V | — |
| Ivdda | 3.3v analog supply current | — | 50 | — | μA | — |
| Ivdd | 1.1v analog supply current | — | 58 | — | μA | — |
| Ivdda_dis | 3.3v leakage current | — | 5 | — | nA | — |
| Ivdd_dis | 1.1v leakage current | — | 40 | — | nA | — |
| Fclkout | Clock frequency ² | — | 45/45 | — | MHz | freq_sel[2:0]=3'b001 |
| Fclkout | Clock frequency ² | — | 60/45 | — | MHz | freq_sel[2:0]=3'b011 |
| Fclkout | Clock frequency ² | — | 90/45 | — | MHz | freq_sel[2:0]=3'b101 |
| Fclkout | Clock frequency ² | — | 180/45 | — | MHz | freq_sel[2:0]=3'b111 |
| Fclkout_1T | Frequency variation with 1T trim | -1.5 | — | 1.5 | % | -40<Tjunc<125 |
| Fclkout_1T | Frequency variation with 1T trim | -1 | — | 1 | % | 0<Tjunc<85 |
| Fclkout_closetloop | Close loop accuracy with autotrim from an accurate clock source | -0.25 | — | 0.25 | % | — |
| Tstartup | Start-up time from disable to 20% accuracy | — | 2 | — | μs | — |
| Tsettle | Settling time from disable to 1% accuracy | — | — | 50 | μs | — |
| Fovershoot | frequency overshoot during start-up and settling | — | — | 2 | % | — |
| DC | Duty cycle of the clock | 45 | — | 55 | % | — |

1. Tested at 80 MHz

2. Frequency in left of slash is fro-hf, and frequency in right of slash is clk_45m in reference manual clocking chapter

4.2.3 FRO12M specifications

Table 26. FRO12M specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------|------------------------------------|-----|-----|------|------|--|
| ffro12m | FRO12M frequency (nominal) | — | 12 | — | MHz | — |
| Δffro12m | Frequency deviation | — | — | ±3 | % | open loop |
| Δffro12m | Frequency deviation | — | — | ±0.6 | % | closed loop (using accurate clock source as reference) |
| tstartup | Start-up time | — | 5 | — | μs | — |
| fos | Frequency overshoot during startup | — | 10 | 20 | % | — |
| Ifro12m | Current consumption | — | 7 | — | μA | — |

4.2.4 FRO16K specifications

Table 27. FRO16K specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------|--|-----|--------|-----|------|-----------|
| fpro16k | FRO16K frequency (nominal) | — | 16.384 | — | kHz | — |
| Δfpro16k | Frequency deviation over -40 °C to 125 °C Ta | — | — | ±6 | % | open loop |
| TRIMstep | Trimming step | — | 1.5 | — | % | — |
| tstartup | Start-up time | — | 310 | — | μs | — |
| Ifro16k | Current consumption | — | 50 | — | nA | — |

4.3 Memories and memory interfaces

4.3.1 Flash electrical specifications

This section describes the electrical characteristics of the flash memory module.

4.3.1.1 Timing specifications

The following command times assume a flash bus clock frequency of 24 MHz. Command times will be increased by up to 10 μs at 24 MHz if the module is exiting sleep mode when the command is launched. The time to abort a command is not included in the following table.

4.3.1.1.1 Flash command time specifications

Table 28. Flash command time specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|-------------|--|-----|-----|------|------|-----------|
| trd1all256k | Read 1s All execution time (256 KB) | — | — | 1700 | μs | — |
| trd1all512k | Read 1s All execution time (512 KB) | — | — | 3200 | μs | — |
| trd1all1MB | Read 1s All execution time (1 MB) | — | — | 6200 | μs | — |
| trd1blk256k | Read 1s Block execution time (256 KB) | — | — | 1500 | μs | — |
| trd1blk512k | Read 1s Block execution time (512KB) | — | — | 3050 | μs | — |
| trd1blk1MB | Read 1s Block execution time (1MB) | — | — | 6000 | μs | — |
| trd1scr | Read 1s Sector execution time (8 KB) ¹ | — | — | 50 | μs | — |
| trd1pg | Read 1s Page execution time (128 B) ¹ | — | — | 4.4 | μs | — |
| trd1pglv | Read 1s Page at low voltage execution time (128 B) | — | — | 5.8 | μs | — |

Table continues on the next page...

Table 28. Flash command time specifications...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|------------------|--|-----|-----|------|------|-----------|
| trd1phr | Read 1s Phrase execution time (16B) ¹ | — | — | 3.8 | µs | — |
| trd1phrlv | Read 1s Phrase at low voltage execution time (16 B) | — | — | 4.8 | µs | — |
| trdmisr8k | Read into MISR (8 KB) ¹ | — | — | 50 | µs | — |
| trdmisr256k | Read into MISR (256 KB) | — | — | 1500 | µs | — |
| trdmisr512k | Read into MISR (512 KB) | — | — | 3050 | µs | — |
| trdmisr1M | Read into MISR (1 MB) ¹ | — | — | 6000 | µs | — |
| trd1ipg | Read 1s IFR Page execution time (128 B) ¹ | — | — | 4.4 | µs | — |
| trd1ipglv | Read 1s IFR Page at low voltage execution time (128 B) | — | — | 5.8 | µs | — |
| trd1iphr | Read 1s IFR Phrase execution time (16 B) ¹ | — | — | 3.8 | µs | — |
| trd1iphrlv | Read 1s IFR Phrase at low voltage execution time (16 B) | — | — | 4.8 | µs | — |
| trdimisr8k | Read IFR into MISR (8 KB) ¹ | — | — | 50 | µs | — |
| trdimisr32k | Read IFR into MISR (32 KB) ¹ | — | — | 190 | µs | — |
| tpgmpg_initial | Program Page execution time at < 1k cycles (128 B) ² | — | 450 | 600 | µs | — |
| tpgmpg_lifetime | Program Page execution time at > 1k cycles (128 B) | — | 450 | 750 | µs | — |
| tpgmphr_initial | Program Phrase execution time at < 1k cycles (16 B) ² | — | 135 | 180 | µs | — |
| tpgmphr_lifetime | Program Phrase execution time at > 1k cycles (16 B) | — | 135 | 225 | µs | — |
| tersall256k | Erase All execution time (256 KB) | — | — | 800 | ms | — |
| tersall512k | Erase All execution time (512 KB) | — | — | 1500 | ms | — |
| tersall1M | Erase All execution time (1 MB) | — | — | 2800 | ms | — |
| tmasers256k | Mass Erase execution time (via sideband) (256 KB) | — | — | 800 | ms | — |
| tmasers512k | Mass Erase execution time (via sideband) (512 KB) | — | — | 1500 | ms | — |
| tmasers1M | Mass Erase execution time (via sideband) (1 MB) | — | — | 2800 | ms | — |

Table continues on the next page...

Table 28. Flash command time specifications...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------|---|-----|-----|-----|------|-----------|
| terrscr | Erase Sector execution time (8 KB) ² | — | 2 | 22 | ms | — |

1. Time to abort the command may significantly impact the time to execute the command.
2. Measured from the time FSTAT[PERDY] is cleared.

4.3.1.2 Flash high voltage current behavior

Table 29. Flash high voltage current behavior

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|------------|--|-----|-----|-----|------|-----------|
| IDD_IO_PGM | Average current adder to VDD during flash programming operation ¹ | — | — | 6 | mA | — |
| IDD_IO_ERS | Average current adder to VDD during flash erase operation ¹ | — | — | 4 | mA | — |

1. See the Power Management chapter in the reference manual for the specific VDD voltage supply powering the flash array.

4.3.1.3 Flash reliability specifications.

Table 30. Flash reliability specifications.

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------------|--|-------|-------|-----|--------|---------------|
| Tnvmretp10k | tnvmretp10k | 10 | 50 | — | years | Program Flash |
| Nnvmcycscr | Sector cycling endurance ¹ | 10 K | 500 K | — | cycles | Program Flash |
| Tnvmretp1k | Data retention after up to 1 K cycles | 20 | 100 | — | years | Program Flash |
| Tnvmretp100k | Data retention after up to 100 K cycles | 5 | 50 | — | years | Program Flash |
| Nnvmcyc256k | Sector cycling endurance for 256 KB ² | 100 K | 500 K | — | cycles | Program Flash |

1. Sector cycling endurance represents the number of Program/Erase cycles on a single sector at $-40^{\circ}\text{C} \leq T_j \leq 125^{\circ}\text{C}$.
2. For devices with a single flash block, sectors must be located within the last 256 KB of the flash main memory. For devices with two flash blocks, sectors must be located within the last 256 KB of each flash main memory but must not total more than 256 KB per device.

NOTE

Typical data retention values are based on measured response accelerated at high temperature and derated to a constant 25°C use profile.

4.4 Analog

4.4.1 ADC electrical specifications

4.4.1.1 ADC operating conditions

Table 31. ADC operating conditions

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------------|--|-------|-------|-------|------------|-----------------------------|
| VDDAD | Supply voltage | 1.71 | — | 3.6 | V | — |
| VSSAD | Ground voltage | -0.1 | 0 | 0.1 | V | — |
| Δ VDD | — ¹ | -0.1 | 0 | 0.1 | V | — |
| Δ VSS | — ¹ | -0.1 | 0 | 0.1 | V | — |
| VREFH | Reference Voltage High ² | 0.99 | VDDAD | VDDAD | V | — |
| VREFL | Reference Voltage Low ³ | VSSAD | VSSAD | VSSAD | V | — |
| VADIN | Input Voltage ^{3,4,5} | VREFL | — | VREFH | V | — |
| FADCK | ADC conversion clock frequency | 6 | — | 24 | MHz | Low-power mode, PWRSEL=0 |
| FADCK | ADC conversion clock frequency | 6 | — | 64 | MHz | Normal Mode, 16b, PWRSEL=1 |
| FADCK | ADC conversion clock frequency | 6 | — | 64 | MHz | Normal Mode, 12b , PWRSEL=1 |
| RAS | Analog source resistance (external) ⁶ | — | — | 5 | k Ω | — |
| RADIN | Input Resistance ADC channels 7:0 ^{7,8} | — | — | 1.65 | k Ω | VDDAD \geq 1.71 V |
| RADIN | Input Resistance ADC channels 7:0 ^{7,8} | — | — | 1.525 | k Ω | VDDAD \geq 2.1 V |
| RADIN | Input Resistance ADC channels 7:0 ^{7,8} | — | 0.925 | 1.35 | k Ω | VDDAD \geq 2.5 V |
| CADIN | Input Capacitance | — | 1.92 | 2.4 | pF | — |

- DC potential difference
- Minimum VDDAD/VREFH is 2.4 V in high-speed mode (when HS =1)
- For devices that do not have a dedicated VREFL and VSS_ANA pins, VREFL and VSS_ANA are tied to VSS internally.
- If VREFH is less than VDD_ANA, then voltage inputs greater than VREFH but less than VDD_ANA are allowed but result in a full-scale conversion result
- ADC selected inputs and unselected dedicated inputs must not exceed VDD_ANA during an ADC conversion. Unselected muxed inputs may exceed VDD_ANA but must not exceed the IO supply associated with the inputs (VDD) when a conversion is in progress. If an ADC input may exceed these levels, then a minimum of 1 K series resistance must be used between the source and the ADC input pin.
- This resistance is external to MCU. To achieve the best results, the analog source resistance must be kept as low as possible.
- There are several types of ADC inputs. To see which channels correspond to which type of ADC inputs, see channel index map in reference manual
- If the input come through a mux in the IO pad, add the IO Mux Resistance Adder value to the resistance for the channel type

4.4.1.2 I/O mux resistance table

Table 32. I/O mux resistance table

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|--------------------|-----|------|------|------|-------------|
| RIOMUX | I/O MUX Resistance | — | — | 5.35 | kΩ | VDD ≥ 1.71v |
| RIOMUX | I/O MUX Resistance | — | — | 1 | kΩ | VDD ≥ 2.1v |
| RIOMUX | I/O MUX Resistance | — | 0.35 | 0.66 | kΩ | VDD ≥ 2.5 v |




Figure 10. ADC input impedance equivalency diagram

4.4.1.3 ADC electrical characteristics

NOTE

Typical values are for reference only and are not tested in production

Table 33. ADC electrical characteristics

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|-----------------------------|-----|-----|-----|------|---|
| — | Supply current ¹ | — | 7 | — | — | PWREN=0, Conversions triggered at 10 kS/s |

Table continues on the next page...

Table 33. ADC electrical characteristics...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------|---|-------|-----------|-------|--------|--|
| IDDAD | Supply current ¹ | — | 60 | — | µA | PWREN=1, No Conversions |
| IDDAD | Supply current ¹ | — | 194 | — | µA | Low-power mode, 6 MHz Clock, PWRSEL=0, 16b mode |
| IDDAD | Supply current ¹ | — | 251 | — | µA | Low-power mode, 24 MHz clock, PWRSEL=0, 16b mode |
| IDDAD | Supply current ¹ | — | 658 | — | µA | Normal Mode, 64 MHz, PWRSEL=1, 12b mode |
| IDDAD | Supply current ¹ | — | 757 | — | µA | High Speed Mode, 64 MHz Clock, PWRSEL=1, HS=1, 12b mode |
| IDDTS | Temp Sensor Supply Current | — | 50 | — | µA | Temperature Sensor Adder |
| CSMP | ADC Sample cycles ² | 3.5 | — | 131.5 | cycles | Low-power mode and High speed mode |
| Fconv | ADC conversion rate ³ | — | — | 4.0 | MS/s | 12b mode, (HS=1) |
| Fconv | ADC conversion rate ³ | — | — | 3.2 | MS/s | 16b mode, (HS=1) |
| TSMP_REQ | Required Sample Time ⁴ | — | — | — | ns | Use equation based on RAS, RIOMUX, RADIN, CADIN, RAS, CAS, CP and desired accuracy (B) |
| TSMP | Sample Time ⁵ | 145.8 | TSMP_R EQ | — | ns | Low-power mode |
| TSMP | Sample Time ⁶ | 54.7 | TSMP_R EQ | — | ns | High-speed 16b mode |
| TSMP | Sample Time ⁶ | 54.7 | TSMP_R EQ | — | ns | High-speed 12b mode |
| TSMPINT | Internal channel sample time inputs ⁷ | 2.0 | — | — | µs | — |
| DNL | Differential non-linearity ^{8,9} | — | ±1 | — | LSB | 12b mode |
| INL | Integral non-linearity ^{8,9} | — | ±1 | — | LSB | 12b mode |
| ZSE | Zero-scale error (V_ADIN = V_REFL) ^{8,9} | — | ±1 | — | LSB | 12b mode |
| FSE | Full-scale error (V_ADIN = V_REFH) ^{8,9} | — | ±2 | — | LSB | 12b mode |
| TUE | Total Unadjusted Error ^{8,9} | — | ±3 | — | LSB | 12b mode |

Table continues on the next page...

Table 33. ADC electrical characteristics...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------|--|-----|------|-----|------|--|
| ENOB16 | Effective number of bits, 16b Mode, 1 kHz input ^{9,10} | — | 15.0 | — | bits | 25.2 kS/s (FADCK = 64 MHz, HS =1, AVGS=0111) |
| ENOB16 | Effective number of bits, 16b Mode, 1 kHz input ^{9,10} | — | 13.6 | — | bits | 200 kS/s (FADCK = 64 MHz, HS=1, AVGS =0100) |
| ENOB16 | Effective number of bits, 16b Mode, 1 kHz input | — | 12.7 | — | bits | 800 kS/s (FADCK = 64 MHz, HS=1, AVGS =0010) |
| ENOB16 | Effective number of bits, 16b Mode, 1 kHz input | — | 11.7 | — | bits | 3.2 MS/s (FADCK = 64 MHz, HS=1, AVGS =0000) |
| ENOB12 | Effective number of bits, 12b Mode, 1 kHz input ^{9,10} | — | 11.5 | — | bits | 1.0 MS/s (FADCK = 64 MHz, HS =1, AVGS=0010) |
| ENOB12 | Effective number of bits, 12b Mode, 1 kHz input ^{9,10} | — | 11.0 | — | bits | 4.0 MS/s (FADCK = 64 MHz, HS =1,AVGS=0000) |
| SNDR16 | Signal-to-noise plus distortion, 16b Mode, 1 kHz input ^{9,10} | — | 92.4 | — | dB | 25.2 kS/s (FADCK=64 MHz, HS=1, AVGS=0111) |
| SNDR16 | Signal-to-noise plus distortion, 16b Mode, 1 kHz input ^{9,10} | — | 84.1 | — | dB | 200 kS/s (FADCK=64 MHz, HS=1, AVGS=0100) |
| SNDR16 | Signal-to-noise plus distortion, 16b Mode, 1 kHz input ^{9,10} | — | 78.3 | — | dB | 800 kS/s (FADCK=64MHz, HS=1, AVGS=0010) |
| SNDR16 | Signal-to-noise plus distortion, 16b Mode, 1 kHz input | — | 72 | — | dB | 3.2 MS/s (FADCK=64 MHz, HS=1, AVGS=0000) |
| SNDR12 | Signal-to-noise plus distortion, 12b Mode, 1 kHz input ^{9,10} | — | 71.0 | — | dB | 1.0 MS/s (FADCK=64 MHz, HS=1, AVGS=0010) |
| SNDR12 | Signal-to-noise plus distortion, 12b Mode, 1 kHz input ^{9,10} | — | 68.0 | — | dB | 4.0 MS/s (FADCK=64 MHz, HS=1, AVGS=0000) |
| SFDR | Spurious free dynamic range ^{9,10} | — | 88.0 | — | dB | 12b/16b Mode, 1kHz input, AVGS =0010 |
| SFDR | Spurious free dynamic range ^{9,10} | — | 82.0 | — | dB | 12b/16b Mode, 1kHz input, AVGS =0000 |
| tADCSTUP | Start-up time ¹¹ | 5 | — | — | µs | — |
| E_TS | Temperature sensor error ¹² | — | ±1 | ±3 | °C | T _j =-40 to 105 °C |

Table continues on the next page...

Table 33. ADC electrical characteristics...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|--|-----|-------|-----|------|-------------------------------|
| E_TS | Temperature sensor error ¹² | — | ±2 | ±4 | °C | T _j =-40 to 125 °C |
| A | Temp Sensor Slope Constant ¹³ | — | 738 | — | °C | — |
| B | Temp Sensor Offset Constant ¹³ | — | 287.5 | — | °C | — |
| α | Temp Sensor Bandgap Constant ¹³ | — | 10.06 | — | °C | — |

- The ADC supply current depends on the ADC conversion clock speed, conversion rate, and power mode. Typical value show is at 6 MHz, 24 MHz, and 64 MHz. For lowest power operation, PWRSEL should be set to 0.
- Must meet minimum TSMP requirement
- fADCK=64 MHz (HS Mode)
- Required sample time is dictated by external components RAS, CAS, internal components RADIN, CADIN, CP, and desired sample accuracy in bits (B). Calculate it with formula: TSMP_REQ = B*ln(2)*[RAS*(CAS+CP+CADIN)+ (RAS + RIOMUX + RADIN)* CADIN(typ)]. RIOMUX=0 unless the ADC input channel goes through an analog mux in the IO”
- Min based on 3.5 cycles
- Min based on 3.5 cycles @ 64 MHz
- Internal channel inputs are those that do not come from external source (temperature sensor, bandgap).
- 1 LSB = (VREFH - VREFL)/2^N
- All accuracy numbers assume that the ADC is calibrated with VREFH=VDD_ANA and using a high- speed- dedicated input channel. Typical values assume VDD_ANA = 3.0 V, Temp = 25 °C, fADCK = 24 MHz, sample time of 3.5 ADCK cycles (CMDHn[STS]=0h) u nless otherwise stated. Typical values are for reference only, and are not tested in production.
- Dynamic results assume Fin=1 kHz sinewave, no averaging unless otherwise specified
- Delay required if PWREN=0. Set the power-up delay (PUDLY) according to the ADC start-up time if PWREN=0.
- The temperature sensor can be calibrated to a +/- 1 % precision after board assembly by using a 3-temperature calibration flow with accurate ± 0.15 % temperature chamber
- T(°C) = A*[α(Vbe8 - Vbe1)/(Vbe8 + α(Vbe8 - Vbe1))] - B where Vbe1 is the first value stored to FIFO as a result of the temperature sensor channel conversion, Vbe8 is the second value stored to FIFO as a result of the temperature sensor channel conversion, A is the slope factor, B is the offset factor, α is the bandgap coefficient

Typical values are for reference only and are not tested in production

fADCK=60 MHz (HS Mode)

Min based on 3.5 cycles @ 60 MHz




Figure 11. ENOB vs Averaging (16b HS Mode)




Figure 12. ENOB vs ADC sample rate

4.4.2 12-bit DAC electrical characteristics

4.4.2.1 12-bit DAC operating requirements

Table 34. 12-bit DAC operating requirements

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|------------|--------------------------------------|------|-----|---------|------|-----------|
| VDD_ANA | Supply voltage | 1.71 | — | 3.6 | V | — |
| VDACR | Reference Voltage | 0.97 | — | VDD_ANA | V | — |
| CL | Output load capacitance ¹ | — | 50 | 100 | pF | — |
| IL | Output load current ² | -1 | — | 1 | mA | — |
| DAC_c_rate | DAC conversion rate | — | — | 1 | MSPS | — |

1. A small load capacitance (50 pF) can improve the bandwidth performance of the DAC.
2. Sink or source current availability

The DAC reference can be selected to be VDD_ANA or VREFH, keep VDD_ANA be the highest voltage.

4.4.2.2 12-bit DAC operating behaviors

Table 35. 12-bit DAC operating behaviors

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------|--|-----|-----|-----|------|----------------|
| IDD_DAC | Supply Current | — | 300 | 500 | µA | Normal mode |
| IDD_DAC | Supply Current | — | 100 | 150 | µA | Low-power mode |
| IDD_DAC | Supply Current | — | 10 | — | nA | Disabled |
| tDAC | Full-scale settling time (0x100 to 0xF00) ¹ | — | 2.5 | 3 | µs | Normal mode |

Table continues on the next page...

Table 35. 12-bit DAC operating behaviors...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------|---|-----------|-------|-------|-------|----------------|
| tDAC | Full-scale settling time (0x100 to 0xF00) ¹ | — | 5 | 6 | μs | Low-power mode |
| tccDAC | Code-to-code settling time (0xBF8 to 0xC08) ¹ | — | 0.7 | 1 | μs | — |
| Vdacoutl | DAC output voltage range low — high-speed mode, no load, DAC set to 0x000 | — | — | 100 | mV | — |
| Vdacouth | DAC output voltage range high — high-speed mode, no load, DAC set to 0xFFFF | VDACR-100 | — | VDACR | mV | — |
| INL | Integral non-linearity error ² | — | — | ±3 | LSB | — |
| DNL | Differential non-linearity error ³ | — | — | ±1 | LSB | — |
| EOFFSET | Offset error ⁴ | — | ± 0.4 | ± 0.8 | %FSR | — |
| EG | Gain error ⁴ | — | ± 0.3 | ± 0.6 | %FSR | VDACR < 2.1 V |
| EG | Gain error ⁴ | — | ± 0.1 | ± 0.3 | %FSR | VDACR > 2.1 V |
| PSRR | Power supply rejection ratio, VDD_ANA ≥ 2.4 V | — | 70 | — | dB | — |
| TCO | Temperature coefficient offset voltage at middle scale ⁵ | — | — | — | μV/C | — |
| TEO | Temperature coefficient offset error | — | 30 | — | μV/C | — |
| TGE | Temperature coefficient gain error | — | 10 | — | PPM/C | — |
| ROP | Output resistance (load = 10 kΩ) | — | 200 | — | Ω | — |
| SR | Slew rate 100 h ->F00 h or F00 h ->100 h | — | 3.6 | — | V/μs | — |
| SR | Slew rate 100 h ->F00 h or F00 h ->100 h | — | 0.5 | — | V/μs | — |
| TPU | Power-up time | — | 2.5 | — | μs | — |

1. Settling within ±1 LSB measured with a 47 pF load.

2. The INL is measured for 0 + 100 mV to VDACR -100 mV

3. The DNL is measured for 0 + 100 mV to VDACR -100 mV

4. Calculated by a best fit curve from VSS_ANA + 100 mV to VDACR - 100 mV

5. VDD_ANA = 3.0 V, reference select set for VDD_ANA (DACx_CO:DACRFS = 1), high- power mode (DACx_CO:LPEN = 0), DAC set to 0x800, temperature range is across the full range of the device.




Figure 13. Typical INL error vs. digital code




Figure 14. Offset at half scale vs. temperature

4.4.3 Comparator and 8-bit DAC electrical specifications

Table 36. Comparator and 8-bit DAC electrical specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|---------|----------------------------------|------|-----|-----|------|---------------------------------------|
| VDD | Supply voltage | 1.71 | — | 3.6 | V | — |
| VREFH | 8-bit DAC reference voltage high | 0.97 | — | VDD | V | — |
| IDD_CMP | Supply current | — | 200 | — | μA | High speed mode (EN=1, HPMD=1) |
| IDD_CMP | Supply current | — | 10 | — | μA | Normal mode (EN=1, HPMD=0, NPMD=0) |
| IDD_CMP | Supply current | — | 400 | — | nA | Low-power mode (EN=1, HPMD=0, NPMD=1) |
| VAIN | Analog input voltage | VSS | — | VDD | V | — |
| VAIO | Analog input offset voltage | — | — | 20 | mV | High speed mode |

Table continues on the next page...

Table 36. Comparator and 8-bit DAC electrical specifications...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|-----------|-----|------|------|--|
| VAIO | Analog input offset voltage | — | — | 20 | mV | Normal mode |
| VAIO | Analog input offset voltage | — | — | 40 | mV | Low-power mode |
| VH | Analog comparator hysteresis ¹ | — | 0 | — | mV | CR0[HYSTCTR] = 00 |
| VH | Analog comparator hysteresis ¹ | — | 10 | — | mV | CR0[HYSTCTR] = 01 |
| VH | Analog comparator hysteresis ¹ | — | 20 | — | mV | CR0[HYSTCTR] = 10 |
| VH | Analog comparator hysteresis ¹ | — | 30 | — | mV | CR0[HYSTCTR] = 11 |
| VCMPOh | Output high | VDD - 0.2 | — | — | V | — |
| VCMPOI | Output low | — | — | 0.2 | V | — |
| tD | Propagation delay ² | — | — | 25 | ns | High speed mode, 100 mV overdrive, power > 1.71V |
| tD | Propagation delay ² | — | — | 50 | ns | High speed mode, 30 mV overdrive, power > 1.71V |
| tD | Propagation delay ² | — | — | 600 | ns | Normal mode, 30 mV overdrive, power > 1.71V |
| tD | Propagation delay ² | — | — | 5 | μs | Low-power mode, 30 mV overdrive, power > 1.71V |
| tinit | Analog comparator initialization delay ³ | — | — | 40 | μs | — |
| IDAC8b | 8-bit DAC current adder (enabled) | — | 10 | — | μA | High power mode (EN=1, PMODE=1) |
| IDAC8b | 8-bit DAC current consumption | — | 1 | — | μA | Low power mode (EN=1, PMODE=0) |
| INL | 8-bit DAC integral non-linearity ⁴ | -1 | — | +1.0 | LSB | Low/High power mode, supply power > 1.71V |
| DNL | 8-bit DAC differential non-linearity | -1 | — | +1.0 | LSB | Low/High power mode, power > 1.71V |

1. Typical hysteresis is measured with input voltage range limited to 0.6 to VDD_ANA-0.6 V.
2. Overdrive does not include input offset voltage or hysteresis. The propagation delay is defined as the time delay between the change of the voltage on input pin and the output change of the comparator analog part
3. Comparator initialization delay is defined as the time between software writes to change control inputs (Writes to CMP_DACCR[DACEN], CMP_DACCR[VRSEL], CMP_DACCR[VOSEL], CMP_MUXCR[PSEL], and CMP_MUXCR[MSEL]) and the comparator output settling to a stable level.
4. 1 LSB = Vreference/256




Figure 15. Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 1)




Figure 16. Typical hysteresis vs. Vin level (VDD = 3.3 V, HPMD = 0, NPMD = 0)




Figure 17. Typical hysteresis vs Vin level (VDD =3.3 V, HPMD = 0, NPMD = 1)

4.4.4 OpAmp electrical specifications

Table 37. OpAmp electrical specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|------------------------|------|-----|------|------|-----------|
| Tjunc | Operation temperature | -40 | 25 | 125 | °C | — |
| Vvdda | Analog supply voltage | 1.71 | 3 | 3.6 | V | — |
| Vvdd | Digital supply voltage | 0.9 | 1.1 | 1.21 | V | — |

General

Table 38. OpAmp electrical specifications

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---------------------------------|------|-----|--------------|------|-----------|
| Ivdda | Analog supply current | — | 500 | — | µA | — |
| Cin | Input capacitance | — | — | 5 | pF | — |
| Cload | Load capacitance | — | — | 20 | pF | — |
| Rload | Load resistance | 3 | — | 20 | KΩ | — |
| Vcm | Input common mode voltage range | 0 | — | Vvdda-1 | V | — |
| Vout | Output voltage range | 0.15 | — | Vvdda - 0.15 | V | — |

Table continues on the next page...

Table 38. OpAmp electrical specifications...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------------|-----------------------------------|-----|-------|-----|---------------|-----------------------------|
| Ishutdown_3v | Leakage current for vdda_3v pin | — | 1 | 80 | nA | When Vvdda = 3V |
| Vos | Input offset voltage | -7 | 0 | 7 | mV | — |
| CMRR | Input common mode rejection ratio | — | 80 | — | dB | — |
| PSRR | Power supply rejection ratio | — | 80 | — | dB | — |
| UGB | Unity gain bandwidth | — | 8 | — | MHz | CC config=2'b00, gain=2 |
| UGB | Unity gain bandwidth | — | 16 | — | MHz | CC config=2'b01, gain=4 |
| UGB | Unity gain bandwidth | — | 32 | — | MHz | CC config=2'b10, gain=8 |
| UGB | Unity gain bandwidth | — | 64 | — | MHz | CC config=2'b11, gain=16 |
| Av | DC open loop voltage gain | - | 95 | - | dB | — |
| PM | Phase marge | - | 60 | - | deg | — |
| Tsettle | Settling time | - | 450 | - | ns | — |
| SR | Slew rate | - | 10 | - | V/us | — |
| Vn | Voltage noise density @1KHz | — | 150 | — | nV/ sqrtHz | Gain = 1 |
| Zout | Closed-loop output impedance | — | 1.703 | — | Ohm | cc config=2'b00, f = 200KHz |
| Zout | Closed-loop output impedance | — | 14.72 | — | Ohm | cc config=2'b01, f = 200KHz |
| Zout | Closed-loop output impedance | — | 8.514 | — | Ohm | cc config=2'b00, f = 1MHz |
| Zout | Closed-loop output impedance | — | 73.47 | — | Ohm | cc config=2'b01, f = 1MHz |

4.5 Timers

See [General switching specifications](#).

4.6 Communication Interfaces

4.6.1 LPUART

See [General switching specifications](#).

4.6.2 LPSPi switching specifications

The Low Power Serial Peripheral Interface (LPSPi) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPi timing modes.

4.6.2.1 LPSPI controller mode timing

Table 39. LPSPI controller mode timing


| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|----------|-----|--------|---------|-----------------------|
| LP1 | Frequency of operation ¹ | — | — | — | MHz | — |
| LP1 | LPSPi0 ~ LPSPi1 medium speed pad ² | — | — | 50 | MHz | Controller in OD mode |
| LP1 | LPSPi0 ~ LPSPi1 slow speed pad ² | — | — | 25 | MHz | Controller in OD mode |
| LP1 | LPSPi0 ~ LPSPi1 medium speed pad ² | — | — | 25 | MHz | Controller in MD mode |
| LP1 | LPSPi0 ~ LPSPi1 slow speed pad ² | — | — | 25 | MHz | Controller in MD mode |
| LP2 | SPSCK period | 1000/LP1 | — | — | ns | — |
| LP3 | Enable lead time ³ | 1/2 | — | — | tperiph | — |
| LP4 | Enable lag time ³ | 1/2 | — | — | tperiph | — |
| LP5 | Clock (SPSCK) high or low time | tSCK/2-3 | — | tSCK/2 | ns | — |
| LP6 | Data setup time (inputs) | — | — | — | ns | — |
| LP6 | LPSPi0 ~ LPSPi1 medium speed pad ² | — | — | 4.2 | ns | Controller in OD mode |
| LP6 | LPSPi0 ~ LPSPi1 slow speed pad ² | — | — | 4.4 | ns | Controller in OD mode |
| LP6 | LPSPi0 ~ LPSPi1 medium speed pad ² | — | — | 5.4 | ns | Controller in MD mode |
| LP6 | LPSPi0 ~ LPSPi1 slow speed pad ² | — | — | 5.4 | ns | Controller in MD mode |
| LP7 | Data hold time (inputs) | — | — | — | ns | — |
| LP7 | LPSPi0 ~ LPSPi1 medium speed pad ² | 0 | — | — | ns | Controller in OD mode |
| LP7 | LPSPi0 ~ LPSPi1 slow speed pad ² | 0 | — | — | ns | Controller in OD mode |
| LP7 | LPSPi0 ~ LPSPi1 medium speed pad ² | 0 | — | — | ns | Controller in MD mode |
| LP7 | LPSPi0 ~ LPSPi1 slow speed pad ² | 0 | — | — | ns | Controller in MD mode |
| LP8 | Data valid (after SPSCK edge) | — | — | — | ns | — |
| LP8 | LPSPi0 ~ LPSPi1 medium speed pad ² | — | — | 6.4 | ns | Controller in OD mode |
| LP8 | LPSPi0 ~ LPSPi1 slow speed pad ² | — | — | 12.8 | ns | Controller in OD mode |


Table continues on the next page...

Table 39. LPSPI controller mode timing...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|-----|-----|------|------|-----------------------|
| LP8 | LPSPi0 ~ LPSPi1 medium speed pad ² | — | — | 13.6 | ns | Controller in MD mode |
| LP8 | LPSPi0 ~ LPSPi1 slow speed pad ² | — | — | 13.6 | ns | Controller in MD mode |
| LP9 | Data hold time (outputs) | — | — | — | ns | — |
| LP9 | LPSPi0 ~ LPSPi1 slow speed pad ² | -1 | — | — | ns | Controller in OD mode |
| LP9 | LPSPi0 ~ LPSPi1 slow speed pad ² | -1 | — | — | ns | Controller in OD mode |
| LP9 | LPSPi0 ~ LPSPi1 medium speed pad ² | -1 | — | — | ns | Controller in MD mode |
| LP9 | LPSPi0 ~ LPSPi1 slow speed pad ² | -1 | — | — | ns | Controller in MD mode |

1. The frequency of operation is also limited to a minimum of $f_{periph}/2048$ and a max of $f_{periph}/2$, where f_{periph} is the LPSPi peripheral functional clock.
2. OD mode is MCU at Over drive mode, MD mode is MCU at Middle drive mode.
3. $t_{periph} = 1/f_{periph}$





4.6.2.2 LPSPI peripheral mode timing

Table 40. LPSPI peripheral mode timing

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|--|-------------|-----|----------------|---------|--------------------------|
| LP1 | Frequency of operation in OD mode ¹ | — | — | — | — | — |
| LP1 | lpspi0~lpspi1 medium speed pad ¹ | — | — | 25 | MHz | Peripheral Tx in OD mode |
| LP1 | lpspi0~lpspi1 slow speed pad ¹ | — | — | 12.5 | MHz | Peripheral Rx in OD mode |
| LP1 | lpspi0~lpspi1 medium speed pad | — | — | 50 | MHz | Peripheral Rx in OD mode |
| LP1 | lpspi0~lpspi1 slow speed pad | — | — | 25 | MHz | Peripheral Rx in OD mode |
| LP1 | lpspi0~lpspi1 medium speed pad | — | — | 12 | MHz | Peripheral Tx in MD mode |
| LP1 | lpspi0~lpspi1 slow speed pad | — | — | 12 | MHz | Peripheral Tx in MD mode |
| LP1 | lpspi0~lpspi1 medium speed pad | — | — | 12 | MHz | Peripheral Rx in MD mode |
| LP1 | lpspi0~lpspi1 slow speed pad | — | — | 12 | MHz | Peripheral Rx in MD mode |
| LP2 | SPSCK period | 4 x tperiph | — | 2048 x tperiph | ns | — |
| LP3 | Enable lead time ² | 1 | — | — | tperiph | — |

Table continues on the next page...

Table 40. LPSPi peripheral mode timing...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|---|------------------|-----|--------------|---------|--------------------------|
| LP4 | Enable lag time ² | 1 | — | — | tperiph | — |
| LP5 | Clock (SPSCK) high or low time | tSPSCK/ 2 - 5 | — | tSPSCK/ 2 | ns | — |
| LP6 | Data setup time (inputs) | — | — | — | ns | — |
| LP6 | lpspi0~lpspi1 medium speed pad | — | — | 3.6 | ns | Peripheral Rx in OD mode |
| LP6 | lpspi0~lpspi1 slow speed pad | — | — | 7.2 | ns | Peripheral Rx in OD mode |
| LP6 | lpspi0~lpspi1 medium speed pad | — | — | 12.8 | ns | Peripheral Rx in MD mode |
| LP6 | lpspi0~lpspi1 slow speed pad | — | — | 12.8 | ns | Peripheral Rx in MD mode |
| LP7 | Data hold time (inputs) | — | — | — | ns | — |
| LP7 | lpspi0~lpspi1 medium speed pad | 0 | — | — | ns | Peripheral Rx in OD mode |
| LP7 | lpspi0~lpspi1 slow speed pad | 0 | — | — | ns | Peripheral Rx in OD mode |
| LP7 | lpspi0~lpspi1 medium speed pad | 0 | — | — | ns | Peripheral Rx in MD mode |
| LP7 | lpspi0~lpspi1 slow speed pad | 0 | — | — | ns | Peripheral Rx in MD mode |
| LP8 | Peripheral access time ^{2,3} | — | — | tperiph | ns | — |
| LP9 | Peripheral MISO disable time ^{2,4} | — | — | tperiph | ns | — |
| LP10 | Data valid (after SPSCK edge) | — | — | — | ns | — |
| LP10 | lpspi0~lpspi1 medium speed pad | — | — | 15.6 | ns | Peripheral Tx in OD mode |
| LP10 | lpspi0~lpspi1 slow speed pad | — | — | 31.2 | — | Peripheral Tx in OD mode |
| LP10 | lpspi0~lpspi1 medium speed pad | — | — | 29.2 | ns | Peripheral Tx in MD mode |
| LP10 | lpspi0~lpspi1 slow speed pad | — | — | 29.2 | ns | Peripheral Tx in MD mode |
| LP11 | Data hold time (outputs) | — | — | — | ns | — |
| LP11 | lpspi0~lpspi1 medium speed pad | 2 | — | — | ns | Peripheral Tx in OD mode |
| LP11 | lpspi0~lpspi1 slow speed pad | 2 | — | — | ns | Peripheral Tx in OD mode |

Table continues on the next page...

Table 40. LPSPI peripheral mode timing...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|--------|--------------------------------|-----|-----|-----|------|--------------------------|
| LP11 | lpspi0~lpspi1 medium speed pad | 2 | — | — | ns | Peripheral Tx in MD mode |
| LP11 | lpspi0~lpspi1 slow speed pad | 2 | — | — | ns | Peripheral Tx in MD mode |

1. The frequency of operation is also limited to a minimum of $f_{periph}/2048$ and a max of $f_{periph}/4$, where f_{periph} is the LPSPI peripheral functional clock.
2. $t_{periph} = 1/f_{periph}$
3. Time to data active from high-impedance state
4. Hold time to high-impedance state




Figure 20. LPSPI peripheral mode timing (CPHA = 0)




Figure 21. LPSPI peripheral mode timing (CPHA = 1)

4.6.3 LPI2C timing

Table 41. LPI2C timing

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------|--|-----------|-----|------|------|-----------|
| fSCL | SCL Clock Frequency in standard mode | 0 | — | 100 | kHz | — |
| fSCL | SCL Clock Frequency in fast mode | 0 | — | 400 | kHz | — |
| tHD; STA | Hold time (repeated) START condition. After this period, the first clock pulse is generated in standard mode | 4 | — | — | μs | — |
| tHD; STA | Hold time (repeated) START condition. After this period, the first clock pulse is generated in fast mode | 0.6 | — | — | μs | — |
| tLOW | LOW period of the SCL clock in standard mode | 4.7 | — | — | μs | — |
| tLOW | LOW period of the SCL clock in fast mode | 1.25 | — | — | μs | — |
| tHIGH | HIGH period of the SCL clock in standard mode | 4 | — | — | μs | — |
| tHIGH | HIGH period of the SCL clock in fast mode | 0.6 | — | — | μs | — |
| tSU; STA | Set-up time for a repeated START condition in standard mode | 4.7 | — | — | μs | — |
| tSU; STA | Set-up time for a repeated START condition in fast mode | 0.6 | — | — | μs | — |
| tHD; DAT | Data hold time for I2C bus devices in standard mode ^{1,2} | 0 | — | 3.45 | μs | — |
| tHD; DAT | Data hold time for I2C bus devices in fast mode ^{1,3} | 0 | — | 0.9 | μs | — |
| tSU; DAT | Data set-up time in standard mode ⁴ | 250 | — | — | ns | — |
| tSU; DAT | Data set-up time in fast mode ^{2,5} | 100A | — | — | ns | — |
| tr | Rise time of SDA and SCL signals in standard mode ⁶ | — | — | 1000 | ns | — |
| tr | Rise time of SDA and SCL signals in fast mode ⁶ | 20 +0.1Cb | — | 300 | ns | — |
| tf | Fall time of SDA and SCL signals in standard mode ⁵ | — | — | 300 | ns | — |

Table continues on the next page...

Table 41. I2C timing...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|-----------------------|--|-----------|-----|-----|------|-----------|
| t _f | Fall time of SDA and SCL signals in fast mode ⁵ | 20 +0.1Cb | — | 300 | ns | — |
| t _{SU} ; STO | Set-up time for STOP condition in standard mode | 4 | — | — | μs | — |
| t _{SU} ; STO | Set-up time for STOP condition in fast mode | 0.6 | — | — | μs | — |
| t _{BUF} | Bus free time between STOP and START condition in standard mode | 4.7 | — | — | μs | — |
| t _{BUF} | Bus free time between STOP and START condition in fast mode | 1.3 | — | — | μs | — |
| t _{SP} | Pulse width of spikes that must be suppressed by the input filter in standard mode | N/A | — | N/A | ns | — |
| t _{SP} | Pulse width of spikes that must be suppressed by the input filter in fast mode | 0 | — | 50 | ns | — |

1. The controller mode I2C deasserts ACK of an address byte simultaneously with the falling edge of SCL. If no targets acknowledge this address byte, then a negative hold time can result, depending on the edge rates of the SDA and SCL lines.
2. The maximum t_{HD}; DAT must be met only if the device does not stretch the LOW period (t_{LOW}) of the SCL signal
3. Input signal Slew = 10 ns and Output Load = 50 pF
4. Set-up time in slave-transmitter mode is 1 IPBus clock period, if the TX FIFO is empty.
5. A Fast mode I2C bus device can be used in a Standard mode I2C bus system, but the requirement t_{SU}; DAT ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch the LOW period of the SCL signal, then it must output the next data bit to the SDA line t_{rmax} + t_{SU}; DAT = 1000 + 250 = 1250 ns (according to the Standard mode I2C bus specification) before the SCL line is released.
6. C_b = total capacitance of the one bus line in pF.

4.6.4 I2C 1 Mbps timing

Table 42. I2C 1 Mbps timing

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|-----------------------|--|------|-----|-----|------|-----------|
| f _{SCL} | SCL Clock Frequency | 0 | — | 1 | MHz | — |
| t _{HD} ; STA | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 0.26 | — | — | μs | — |
| t _{LOW} | LOW period of the SCL clock | 0.5 | — | — | μs | — |
| t _{HIGH} | HIGH period of the SCL clock | 0.26 | — | — | μs | — |
| t _{SU} ; STA | Set-up time for a repeated START condition | 0.26 | — | — | μs | — |

Table continues on the next page...

Table 42. I2C 1 Mbps timing...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------------------|---|-----------|-----|-----|------|-----------|
| t _{HD; DAT} | Data hold time for I2C bus devices | 0 | — | — | μs | — |
| t _{SU; DAT} | Data set-up time | 50 | — | — | ns | — |
| t _r | Rise time of SDA and SCL signals ¹ | 20 +0.1Cb | — | 120 | ns | — |
| t _f | Fall time of SDA and SCL signals ¹ | 20 +0.1Cb | — | 120 | ns | — |
| t _{SU; STO} | Set-up time for STOP condition | 0.26 | — | — | μs | — |
| t _{BUF} | Bus free time between STOP and START condition | 0.5 | — | — | μs | — |
| t _{SP} | Pulse width of spikes that must be suppressed by the input filter | 0 | — | 50 | ns | — |

1. Cb = total capacitance of the one bus line in pF for maximum value




Figure 22. Timing definition for devices on the I2C bus

4.6.5 I2C HS mode timing

Table 43. I2C HS mode timing

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------------------|--|------|-----|-----|------|-----------|
| f _{SCL} | SCL Clock Frequency | 0 | — | 3.4 | MHz | — |
| t _{HD; STA} | Hold time (repeated) START condition. After this period, the first clock pulse is generated. | 0.26 | — | — | μs | — |
| t _{LOW} | LOW period of the SCL clock | 0.5 | — | — | μs | — |
| t _{HIGH} | High period of the SCL clock | 0.26 | — | — | μs | — |
| t _{SU; STA} | Set-up time for a repeated START condition | 0.26 | — | — | μs | — |
| t _{HD; DAT} | Data hold time for I2C bus devices ¹ | 0 | — | — | μs | — |

Table continues on the next page...

Table 43. I2C HS mode timing...continued

| Symbol | Description | Min | Typ | Max | Unit | Condition |
|----------------|---|--------------|-----|-----|------|-----------|
| tSU; DAT | Data setup time | 34 | — | — | ns | — |
| t _r | Rise time of SDA and SCL signals ² | 20 +0.1Cb | — | 120 | ns | — |
| t _f | Fall time of SDA and SCL signals ² | 20 +0.1Cb | — | 120 | ns | — |
| tSU; STO | Setup time for STOP condition | 0.26 | — | — | μs | — |
| tBUF | Bus free time between STOP and START condition | 0.5 | — | — | μs | — |
| tSP | Pulse width of spikes that must be suppressed by the input filter | 0 | — | 50 | ns | — |

1. A device must internally provide a data hold time to bridge the undefined part between VIH and VIL of the falling edge of the SCLH signal. An input circuit with a threshold as low as possible for the falling edge of the SCLH signal minimizes this hold time in maximum value.
2. Cb = total capacitance of the one bus line in pF. The typical Cb value is 20 pF

4.6.6 FlexCAN

See [General switching specifications](#).

4.7 Human Machine Interface (HMI) modules

4.7.1 General Purpose Input/Output (GPIO)

See [General switching specifications](#).

5 Package dimensions

5.1 Obtaining package dimensions

Package dimensions are provided in package drawings.

To find a package drawing, go to nxp.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
|--|-------------------------------|
| WFBGA169 | 98ASA02230D |
| LQFP144 | 98ASS23177W |
| LQFP100 | 98ASS23308W |
| LQFP64 | 98ASS23234W |

6 Pinout

6.1 MCX A345 and A346 Signal Multiplexing and Pin Assignments

The signal multiplexing and pin assignments are provided in an Excel file attached to this document:

1. Click the paperclip symbol on the left side of the PDF window.
2. Double-click on the Excel file to open it.
3. Select the “Pinout” tab.

The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

However, the pinout table is as given below

Table 44. Pinmux

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|--|---|
| P1_8 | 1 | B2 | 1 | 2 | ALT0 - P1_8 ALT1 - FREQME_CLK_IN0 ALT2 - LPUART1_RXD ALT3 - LPI2C2_SDA ALT4 - CT_INP8 ALT5 - CT0_MAT2 ALT7 - SmartDMA_PIO4 | IO Supply - VDD Pad type - HD Default - DIS | ISP - I2C_SDA VDD SYS - WUU0_IN10 |
| P1_9 | 2 | B1 | 2 | 3 | ALT0 - P1_9 ALT1 - FREQME_CLK_IN1 ALT2 - LPUART1_TXD ALT3 - LPI2C2_SCL ALT4 - CT_INP9 ALT5 - CT0_MAT3 ALT7 - SmartDMA_PIO5 | IO Supply - VDD Pad type - HD Default - DIS | ISP - I2C_SCL |
| P1_10 | 3 | C2 | 3 | 4 | ALT0 - P1_10 ALT2 - LPUART1_RTS_B ALT3 - LPI2C2_SDAS ALT4 - CT2_MAT0 ALT7 - SmartDMA_PIO6 ALT8 - LPUART5_TXD ALT11 - CAN0_TXD | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A8 |
| P1_11 | 4 | C1 | 4 | 5 | ALT0 - P1_11 ALT1 - TRIG_OUT2 ALT2 - LPUART1_CTS_B ALT3 - LPI2C2_SCLS ALT4 - CT2_MAT1 ALT7 - SmartDMA_PIO7 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A9 VDD SYS - WUU0_IN11 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|--|--|
| | | | | | ALT8 - LPUART5_RXD ALT11 - CAN0_RXD | | |
| P1_12 | 5 | D4 | 5 | 6 | ALT0 - P1_12 ALT2 - LPI2C1_SDA ALT3 - LPUART2_RXD ALT4 - CT2_MAT2 ALT7 - SmartDMA_PIO8 ALT8 - LPUART5_CTS_B | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A10 VDD SYS - WUU0_IN12 |
| P1_13 | 6 | D1 | 6 | 7 | ALT0 - P1_13 ALT1 - TRIG_IN3 ALT2 - LPI2C1_SCL ALT3 - LPUART2_TXD ALT4 - CT2_MAT3 ALT7 - SmartDMA_PIO9 ALT8 - LPUART5_RTS_B | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A11 |
| P1_14 | 7 | E2 | 7 | -- | ALT0 - P1_14 ALT2 - LPI2C1_SCLS ALT3 - LPUART2_RTS_B ALT5 - CT3_MAT0 ALT7 - SmartDMA_PIO10 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A12 |
| P1_15 | 8 | E1 | 8 | -- | ALT0 - P1_15 ALT2 - LPI2C1_SDAS ALT3 - LPUART2_CTS_B ALT5 - CT3_MAT1 ALT7 - SmartDMA_PIO11 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A13 VDD SYS - WUU0_IN13 |
| P1_16 | 9 | D2 | -- | -- | ALT0 - P1_16 ALT4 - CT_INP12 ALT7 - SmartDMA_PIO12 ALT8 - LPUART5_RXD | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A14 VDD SYS - WUU0_IN14 |
| P1_17 | 10 | D3 | -- | -- | ALT0 - P1_17 ALT4 - CT_INP13 ALT7 - SmartDMA_PIO13 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A15 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|--|--|
| | | | | | ALT8 - LPUART5_TXD | | |
| P1_18 | 11 | E4 | -- | -- | ALT0 - P1_18 ALT1 - FREQME_CLK_IN0 ALT4 - CT3_MAT0 ALT7 - SmartDMA_PIO14 ALT8 - LPUART5_RTS_B ALT11 - CAN0_TXD | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A16 |
| P1_19 | 12 | E3 | -- | -- | ALT0 - P1_19 ALT1 - FREQME_CLK_IN1 ALT4 - CT3_MAT1 ALT7 - SmartDMA_PIO15 ALT8 - LPUART5_CTS_B ALT11 - CAN0_RXD | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A17 VDD SYS - WUU0_IN15 |
| P1_29 | 13 | F2 | 9 | 8 | ALT0 - P1_29 ALT1 - RESET_B ALT2 - SPC_LPREQ | IO Supply - VDD Pad type - RST Default - ALT1 | VDD SYS - RESET_B |
| P1_30 | 14 | F1 | 10 | 9 | ALT0 - P1_30 ALT1 - TRIG_OUT3 ALT3 - LPI2C0_SDA ALT4 - CT_INP16 | IO Supply - VDD Pad type - HD Default - DIS | ANALOG - XTAL48M |
| P1_31 | 15 | G1 | 11 | 10 | ALT0 - P1_31 ALT1 - TRIG_IN4 ALT3 - LPI2C0_SCL ALT4 - CT_INP17 | IO Supply - VDD Pad type - HD Default - DIS | ANALOG - EXTAL48M |
| VSS | 16 | C3 | 12 | 11 | | IO Supply - VDD | |
| VREFL | 17 | H5 | 12 | 11 | | IO Supply - VDD | |
| VREFH | 18 | G5 | 13 | 12 | | IO Supply - VDD | |
| VDD_ANA | 19 | G6 | 14 | 12 | | IO Supply - VDD | |
| VDD | 20 | E5 | 15 | 13 | | IO Supply - VDD | |
| P4_0 | 21 | H1 | -- | -- | ALT0 - P4_0 ALT1 - TRIG_IN5 | IO Supply - VDD Pad type - MED | ANALOG - ADC2_A16 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|---|--|
| | | | | | ALT5 - PWM0_A3 ALT7 - SmartDMA_PIO20 | Default - DIS | |
| P4_1 | 22 | H2 | -- | -- | ALT0 - P4_1 ALT5 - PWM0_B3 ALT7 - SmartDMA_PIO21 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC2_A17 |
| P4_2 | 23 | J1 | 16 | -- | ALT0 - P4_2 ALT1 - CLKOUT ALT2 - LPI2C2_SDAS ALT3 - LPUART3_RXD ALT4 - CT4_MAT0 ALT5 - PWM0_A2 ALT7 - SmartDMA_PIO22 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC2_A18 VDD SYS - WUU0_IN16 |
| P4_3 | 24 | J2 | 17 | -- | ALT0 - P4_3 ALT2 - LPI2C2_SCL ALT3 - LPUART4_TXD ALT4 - CT4_MAT1 ALT5 - PWM0_B2 ALT7 - SmartDMA_PIO23 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC2_A19 |
| P4_4 | 25 | K1 | 18 | -- | ALT0 - P4_4 ALT2 - LPI2C2_SDA ALT3 - LPUART4_RXD ALT4 - CT4_MAT2 ALT5 - PWM0_A1 ALT7 - SmartDMA_PIO24 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC2_A20 VDD SYS - WUU0_IN17 |
| P4_5 | 26 | K2 | 19 | -- | ALT0 - P4_5 ALT1 - TRIG_OUT3 ALT2 - LPI2C2_SCLS ALT3 - LPUART3_TXD ALT4 - CT4_MAT3 ALT5 - PWM0_B1 ALT7 - SmartDMA_PIO25 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC2_A21 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|--|---|
| P4_6 | 27 | L1 | 20 | -- | ALT0 - P4_6 ALT1 - TRIG_IN4 ALT2 - LPI2C2_HREQ ALT3 - LPUART3_CTS_B ALT4 - CT_INP6 ALT5 - PWM0_A0 ALT7 - SmartDMA_PIO26 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC2_A22 |
| P4_7 | 28 | L2 | 21 | -- | ALT0 - P4_7 ALT1 - TRIG_IN5 ALT3 - LPUART3_RTS_B ALT4 - CT_INP7 ALT5 - PWM0_B0 ALT7 - SmartDMA_PIO27 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC2_A23 |
| NC | 29 | -- | -- | -- | | | |
| NC | 30 | -- | -- | -- | | | |
| NC | 31 | -- | -- | -- | | | |
| NC | 32 | -- | -- | -- | | | |
| P2_0 | 33 | M1 | 22 | 14 | ALT0 - P2_0 ALT1 - TRIG_IN6 ALT2 - LPUART0_RXD ALT3 - LPUART4_CTS_B ALT4 - CT_INP16 ALT5 - CT2_MAT0 ALT7 - SmartDMA_PIO24 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A0/OPAMP2_INP VDD SYS - WUU0_IN18 |
| P2_1 | 34 | N1 | 23 | 15 | ALT0 - P2_1 ALT1 - TRIG_IN7 ALT2 - LPUART0_TXD ALT3 - LPUART4_RTS_B ALT4 - CT_INP17 ALT5 - CT2_MAT1 ALT7 - SmartDMA_PIO25 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A0/OPAMP2_INN |
| P2_2 | 35 | M2 | 24 | 16 | ALT0 - P2_2 | IO Supply - VDD | ISP - UART_TXD |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|--|---|
| | | | | | ALT1 - TRIG_IN6 ALT2 - LPUART0_RTS_B ALT3 - LPUART2_TXD ALT4 - CT_INP12 ALT5 - CT2_MAT2 ALT7 - SmartDMA_PIO26 | Pad type - SLOW Default - DIS | ANALOG - ADC0_A4/ CMP0_IN0/DAC0_OUT/ CMP1_INN4/CMP2_INN4 |
| P2_3 | 36 | N2 | 25 | 17 | ALT0 - P2_3 ALT1 - TRIG_IN7 ALT2 - LPUART0_CTS_B ALT3 - LPUART2_RXD ALT4 - CT_INP13 ALT5 - CT2_MAT3 ALT7 - SmartDMA_PIO27 | IO Supply - VDD Pad type - SLOW Default - DIS | ISP - UART_RXD ANALOG - ADC0_A3/ CMP1_IN0/ADC1_A4 VDD SYS - WUU0_IN19 |
| P2_4 | 37 | M3 | 26 | 18 | ALT0 - P2_4 ALT3 - LPUART2_CTS_B ALT4 - CT_INP14 ALT5 - CT1_MAT0 ALT7 - SmartDMA_PIO28 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A1/ ADC2_A0/CMP2_IN0 |
| P2_5 | 38 | N3 | 27 | 19 | ALT0 - P2_5 ALT3 - LPUART2_RTS_B ALT4 - CT_INP15 ALT5 - CT1_MAT1 ALT7 - SmartDMA_PIO29 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A1/ADC3_A0 |
| P2_6 | 39 | M4 | 28 | 20 | ALT0 - P2_6 ALT1 - TRIG_OUT4 ALT2 - LPSP11_PCS1 ALT3 - LPUART4_RXD ALT4 - CT_INP18 ALT5 - CT1_MAT2 ALT7 - SmartDMA_PIO30 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A3/ ADC2_A2/ OPAMP2_OUT/ CMP2_INP4 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|--|--|
| P2_7 | 40 | N4 | 29 | 21 | ALT0 - P2_7 ALT1 - TRIG_IN5 ALT3 - LPUART4_TXD ALT4 - CT_INP19 ALT5 - CT1_MAT3 ALT7 - SmartDMA_PIO31 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - VREFI/ ADC1_A7/ADC3_A7/ ADC0_A7/ADC2_A7 |
| P2_8 | 41 | L4 | -- | -- | ALT0 - P2_8 ALT1 - TRIG_OUT3 ALT4 - CT3_MAT0 | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P2_9 | 42 | K5 | -- | -- | ALT0 - P2_9 ALT1 - TRIG_IN4 ALT4 - CT3_MAT1 | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P2_10 | 43 | L5 | 30 | -- | ALT0 - P2_10 ALT1 - TRIG_OUT5 ALT3 - LPUART2_TXD ALT4 - CT3_MAT2 ALT7 - SmartDMA_PIO14 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A1 |
| P2_11 | 44 | K6 | 31 | -- | ALT0 - P2_11 ALT1 - TRIG_IN4 ALT3 - LPUART2_RXD ALT4 - CT3_MAT3 ALT7 - SmartDMA_PIO15 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A1 |
| VSS | 45 | C11 | 32 | -- | | IO Supply - VDD | |
| VDD | 46 | E6 | 33 | -- | | IO Supply - VDD | |
| P2_12 | 47 | M5 | 34 | 22 | ALT0 - P2_12 ALT1 - USB0_VBUS_DET ALT2 - LPSP11_SCK ALT3 - LPUART1_RXD ALT4 - CT4_MAT0 ALT5 - CT0_MAT0 ALT7 - SmartDMA_PIO16 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A5/ ADC2_A5/OPAMP0_INP VDD SYS - WUU0_IN20 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|---|---|
| | | | | | ALT11 - CAN0_RXD | | |
| P2_13 | 48 | N5 | 35 | 23 | ALT0 - P2_13 ALT1 - TRIG_IN8 ALT2 - LPSP11_SDO ALT3 - LPUART1_TXD ALT4 - CT4_MAT1 ALT5 - CT0_MAT1 ALT7 - SmartDMA_PIO17 ALT11 - CAN0_TXD | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A5/ ADC3_A5/OPAMP0_INN |
| P2_14 | 49 | L6 | -- | -- | ALT0 - P2_14 ALT4 - CT4_MAT2 | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P2_15 | 50 | M6 | 36 | 24 | ALT0 - P2_15 ALT1 - TRIG_OUT4 ALT2 - LPSP11_SDI ALT3 - LPUART1_RTS_B ALT4 - CT4_MAT3 ALT5 - CT0_MAT2 ALT7 - SmartDMA_PIO18 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - OPAMP0_OUT/ ADC0_A2/CMP0_INP4 VDD SYS - WUU0_IN21 |
| P2_16 | 51 | N6 | 37 | 25 | ALT0 - P2_16 ALT2 - LPSP11_SDI ALT3 - LPUART1_RTS_B ALT4 - CT3_MAT0 ALT5 - CT0_MAT2 ALT7 - SmartDMA_PIO19 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A6/ ADC2_A4/OPAMP1_INP |
| P2_17 | 52 | N7 | 38 | 26 | ALT0 - P2_17 ALT1 - TRIG_IN9 ALT2 - LPSP11_PCS0 ALT3 - LPUART1_CTS_B ALT4 - CT3_MAT1 ALT5 - CT0_MAT3 ALT7 - SmartDMA_PIO20 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A6/ ADC3_A4/OPAMP1_INN |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|--|--|
| P2_18 | 53 | K8 | -- | -- | ALT0 - P2_18 ALT4 - CT3_MAT2 | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P2_19 | 54 | M7 | 39 | 27 | ALT0 - P2_19 ALT1 - TRIG_OUT5 ALT4 - CT3_MAT3 ALT7 - SmartDMA_PIO21 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A2/ OPAMP1_OUT/ CMP1_INP4 |
| P2_20 | 55 | N8 | 40 | -- | ALT0 - P2_20 ALT1 - TRIG_IN8 ALT2 - LPSP1_PCS2 ALT4 - CT2_MAT0 ALT7 - SmartDMA_PIO22 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A6/OPAMP3_INP |
| P2_21 | 56 | M8 | 41 | -- | ALT0 - P2_21 ALT1 - TRIG_IN9 ALT2 - LPSP1_PCS3 ALT4 - CT2_MAT1 ALT7 - SmartDMA_PIO23 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A6/OPAMP3_INN |
| P2_22 | 57 | L8 | -- | -- | ALT0 - P2_22 ALT4 - CT2_MAT2 | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P2_23 | 58 | N9 | 42 | -- | ALT0 - P2_23 ALT1 - TRIG_OUT5 ALT4 - CT2_MAT3 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A2/ OPAMP3_OUT/ CMP0_INN4 |
| P2_24 | 59 | M9 | 43 | -- | ALT0 - P2_24 ALT1 - TRIG_OUT6 ALT4 - CT_INP8 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A3 |
| P2_25 | 60 | K9 | 44 | -- | ALT0 - P2_25 ALT1 - TRIG_OUT7 ALT4 - CT_INP9 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A3 |
| P2_26 | 61 | L9 | 45 | -- | ALT0 - P2_26 ALT1 - TRIG_IN5 ALT4 - CT_INP10 | IO Supply - VDD Pad type - SLOW Default - DIS | |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|--|---|
| NC | 62 | -- | -- | -- | | | |
| VSS | 63 | L3 | -- | -- | | IO Supply - VDD | |
| VDD | 64 | E8 | -- | -- | | IO Supply - VDD | |
| NC | 65 | N11 | -- | -- | | | |
| NC | 66 | N10 | -- | -- | | Pad type - ANA | VDD SYS - WUU0_IN28 |
| NC | 67 | M10 | -- | -- | | Pad type - ANA | VDD SYS - WUU0_IN29 |
| VSS | 68 | L11 | 46 | 28 | | IO Supply - VDD | |
| VDD | 69 | E9 | 47 | 29 | | IO Supply - VDD | |
| P3_31 | 70 | M12 | 48 | 30 | ALT0 - P3_31 ALT1 - TRIG_IN10 ALT2 - LPI2C3_SDAS ALT3 - LPUART4_CTS_B ALT4 - CT0_MAT3 ALT7 - PWM1_B0 ALT10 - SmartDMA_PIO31 | IO Supply - VDD Pad type - SLOW+TAM Default - DIS | ANALOG - ADC1_A20 VDD SYS - LPTMR0_ALT2/ TAMPER0 |
| P3_30 | 71 | N12 | 49 | 31 | ALT0 - P3_30 ALT1 - TRIG_OUT6 ALT2 - LPI2C3_SCLS ALT3 - LPUART4_RTS_B ALT4 - CT0_MAT2 ALT7 - PWM1_A0 ALT10 - SmartDMA_PIO30 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC1_A21 |
| P3_29 | 72 | N13 | 50 | 32 | ALT0 - P3_29 ALT2 - LPI2C3_HREQ ALT4 - CT_INP3 ALT5 - CT3_MAT3 ALT10 - SmartDMA_PIO29 | IO Supply - VDD Pad type - SLOW+TAM Default - ALT1 | ANALOG - ADC1_A22 VDD SYS - WUU0_IN27/TAMPER1 |
| P3_28 | 73 | M13 | 51 | 33 | ALT0 - P3_28 ALT1 - TRIG_IN11 ALT2 - LPI2C3_SDA ALT3 - LPUART4_RXD ALT4 - CT_INP12 | IO Supply - VDD Pad type - 5VTOL Default - DIS | VDD SYS - WUU0_IN26 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|--|--|
| | | | | | ALT5 - CT3_MAT2 ALT7 - PWM1_B3 ALT10 - SmartDMA_PIO28 | | |
| P3_27 | 74 | L12 | 52 | 34 | ALT0 - P3_27 ALT1 - TRIG_OUT7 ALT2 - LPI2C3_SCL ALT3 - LPUART4_TXD ALT4 - CT_INP13 ALT5 - CT3_MAT1 ALT7 - PWM1_A3 ALT10 - SmartDMA_PIO27 | IO Supply - VDD Pad type - 5VTOL Default - DIS | VDD SYS - WUU0_IN30 |
| P3_26 | 75 | L13 | -- | -- | ALT0 - P3_26 ALT1 - TRIG_IN10 ALT4 - CT_INP14 ALT10 - SmartDMA_PIO26 | IO Supply - VDD Pad type - SLOW+TAM Default - DIS | VDD SYS - TAMPER2 |
| P3_25 | 76 | K12 | -- | -- | ALT0 - P3_25 ALT1 - TRIG_OUT6 ALT4 - CT_INP15 ALT10 - SmartDMA_PIO25 | IO Supply - VDD Pad type - SLOW+TAM Default - DIS | ANALOG - ADC3_A23 VDD SYS - TAMPER3 |
| P3_24 | 77 | K13 | -- | -- | ALT0 - P3_24 ALT1 - TRIG_IN11 ALT4 - CT_INP16 ALT10 - SmartDMA_PIO24 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A22 |
| NC | 78 | -- | -- | -- | | | |
| NC | 79 | -- | -- | -- | | | |
| P3_23 | 80 | J12 | -- | -- | ALT0 - P3_23 ALT3 - LPUART1_CTS_B ALT4 - CT_INP11 ALT7 - PWM1_X3 ALT10 - SmartDMA_PIO23 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A21 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|--|--------------------------|
| P3_22 | 81 | J13 | 53 | -- | ALT0 - P3_22 ALT3 - LPUART1_RTS_B ALT4 - CT_INP10 ALT7 - PWM1_X2 ALT10 - SmartDMA_PIO22 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A20 |
| P3_21 | 82 | H12 | 54 | -- | ALT0 - P3_21 ALT1 - TRIG_OUT1 ALT2 - LPI2C3_SCL ALT3 - LPUART1_TXD ALT4 - CT2_MAT3 ALT5 - PWM0_X3 ALT7 - PWM1_B3 ALT10 - SmartDMA_PIO21 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A19 |
| P3_20 | 83 | H13 | 55 | -- | ALT0 - P3_20 ALT1 - TRIG_OUT0 ALT2 - LPI2C3_SDA ALT3 - LPUART1_RXD ALT4 - CT2_MAT2 ALT5 - PWM0_X2 ALT7 - PWM1_A3 ALT10 - SmartDMA_PIO20 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A18 |
| NC | 84 | -- | -- | -- | | | |
| P3_19 | 85 | J11 | 56 | -- | ALT0 - P3_19 ALT2 - LPUART4_TXD ALT4 - CT2_MAT1 ALT5 - PWM0_X1 ALT7 - PWM1_X1 ALT10 - SmartDMA_PIO19 | IO Supply - VDD Pad type - SLOW+TAM Default - DIS | VDD SYS - TAMPER4 |
| P3_18 | 86 | J10 | 57 | -- | ALT0 - P3_18 ALT2 - LPUART4_RXD ALT4 - CT2_MAT0 ALT5 - PWM0_X0 ALT7 - PWM1_X0 | IO Supply - VDD Pad type - SLOW+TAM Default - DIS | VDD SYS - TAMPER5 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|--|--|
| | | | | | ALT10 - SmartDMA_PIO18 | | |
| P3_17 | 87 | H11 | 58 | -- | ALT0 - P3_17 ALT2 - LPUART4_CTS_B ALT4 - CT_INP9 ALT7 - PWM1_B0 ALT10 - SmartDMA_PIO17 | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P3_16 | 88 | H10 | 59 | -- | ALT0 - P3_16 ALT2 - LPUART4_RTS_B ALT4 - CT_INP8 ALT7 - PWM1_A0 ALT10 - SmartDMA_PIO16 | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P3_15 | 89 | G13 | 60 | 35 | ALT0 - P3_15 ALT2 - LPUART2_TXD ALT3 - LPUART3_RTS_B ALT4 - CT_INP7 ALT5 - PWM0_X3 ALT7 - PWM1_B1 ALT10 - SmartDMA_PIO15 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A17 |
| P3_14 | 90 | F12 | 61 | 36 | ALT0 - P3_14 ALT2 - LPUART2_RXD ALT3 - LPUART3_CTS_B ALT4 - CT_INP6 ALT5 - PWM0_X2 ALT7 - PWM1_A1 ALT10 - SmartDMA_PIO14 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A16 VDD SYS - WUU0_IN25 |
| P3_13 | 91 | F13 | 62 | 37 | ALT0 - P3_13 ALT2 - LPUART2_CTS_B ALT3 - LPUART3_RXD ALT4 - CT1_MAT3 ALT5 - PWM0_X1 ALT7 - PWM1_B2 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A15 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|--|----------------------------|
| | | | | | ALT10 - SmartDMA_PIO13 | | |
| P3_12 | 92 | E12 | 63 | 38 | ALT0 - P3_12 ALT2 - LPUART2_RTS_B ALT3 - LPUART3_TXD ALT4 - CT1_MAT2 ALT5 - PWM0_X0 ALT7 - PWM1_A2 ALT10 - SmartDMA_PIO12 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A14 |
| VSS | 93 | C7 | 64 | -- | | IO Supply - VDD | |
| VDD | 94 | J5 | 65 | -- | | IO Supply - VDD | |
| P3_11 | 95 | E13 | 66 | 39 | ALT0 - P3_11 ALT1 - TRIG_IN6 ALT2 - LPSP11_PCS0 ALT3 - LPUART1_CTS_B ALT4 - CT1_MAT1 ALT5 - PWM0_B2 ALT8 - LPUART5_RXD ALT10 - SmartDMA_PIO11 | IO Supply - VDD Pad type - MED Default - DIS | VDD SYS - WUU0_IN24 |
| P3_10 | 96 | D13 | 67 | 40 | ALT0 - P3_10 ALT1 - TRIG_IN5 ALT2 - LPSP11_SCK ALT3 - LPUART1_RTS_B ALT4 - CT1_MAT0 ALT5 - PWM0_A2 ALT8 - LPUART5_TXD ALT10 - SmartDMA_PIO10 | IO Supply - VDD Pad type - MED Default - DIS | |
| P3_9 | 97 | D12 | 68 | 41 | ALT0 - P3_9 ALT1 - TRIG_IN4 ALT2 - LPSP11_SDI ALT3 - LPUART1_TXD ALT4 - CT_INP5 ALT5 - PWM0_B1 | IO Supply - VDD Pad type - MED Default - DIS | |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|--|----------------------------|
| | | | | | ALT8 - LPUART5_RTS_B ALT10 - SmartDMA_PIO9 | | |
| P3_8 | 98 | C13 | 69 | 42 | ALT0 - P3_8 ALT1 - TRIG_IN3 ALT2 - LPSP11_SDO ALT3 - LPUART1_RXD ALT4 - CT_INP4 ALT5 - PWM0_A1 ALT8 - LPUART5_CTS_B ALT10 - SmartDMA_PIO8 ALT12 - CLKOUT | IO Supply - VDD Pad type - MED Default - DIS | VDD SYS - WUU0_IN23 |
| P3_7 | 99 | C12 | 70 | 43 | ALT0 - P3_7 ALT1 - TRIG_IN2 ALT2 - LPSP11_PCS2 ALT3 - LPUART3_CTS_B ALT4 - CT4_MAT3 ALT5 - PWM0_B3 ALT7 - PWM1_B0 ALT10 - SmartDMA_PIO7 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC3_A13 |
| P3_6 | 100 | B13 | 71 | 44 | ALT0 - P3_6 ALT1 - CLKOUT ALT2 - LPSP11_PCS3 ALT3 - LPUART3_RTS_B ALT4 - CT4_MAT2 ALT5 - PWM0_A3 ALT7 - PWM1_A0 ALT10 - SmartDMA_PIO6 ALT12 - FREQME_CLK_OUT1 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC3_A12 |
| P3_5 | 101 | F11 | -- | -- | ALT0 - P3_5 ALT4 - CT_INP19 ALT5 - PWM0_X3 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A11 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|--|----------------------------|
| | | | | | ALT10 - SmartDMA_PIO5 | | |
| P3_4 | 102 | F10 | -- | -- | ALT0 - P3_4 ALT4 - CT_INP18 ALT5 - PWM0_X2 ALT10 - SmartDMA_PIO4 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A10 |
| P3_3 | 103 | E11 | -- | -- | ALT0 - P3_3 ALT4 - CT4_MAT1 ALT5 - PWM0_X1 ALT7 - PWM1_X3 ALT10 - SmartDMA_PIO3 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A9 |
| P3_2 | 104 | E10 | -- | -- | ALT0 - P3_2 ALT2 - LPSP11_PCS1 ALT4 - CT4_MAT0 ALT5 - PWM0_X0 ALT7 - PWM1_X2 ALT10 - SmartDMA_PIO2 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC3_A8 |
| P3_1 | 105 | B12 | 72 | 45 | ALT0 - P3_1 ALT1 - TRIG_IN1 ALT3 - LPUART3_TXD ALT4 - CT_INP17 ALT5 - PWM0_B0 ALT7 - PWM1_X1 ALT10 - SmartDMA_PIO1 ALT12 - FREQME_CLK_OUT0 | IO Supply - VDD Pad type - HD Default - DIS | |
| P3_0 | 106 | A13 | 73 | 46 | ALT0 - P3_0 ALT1 - TRIG_IN0 ALT3 - LPUART3_RXD ALT4 - CT_INP16 ALT5 - PWM0_A0 ALT7 - PWM1_X0 | IO Supply - VDD Pad type - HD Default - DIS | VDD SYS - WUU0_IN22 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|--|--|
| | | | | | ALT10 - SmartDMA_PIO0 | | |
| VSS | 107 | D7 | 74 | 47 | | IO Supply - VDD | |
| VDD | 108 | J6 | 75 | 48 | | IO Supply - VDD | |
| P0_0 | 109 | A12 | 76 | 49 | ALT0 - P0_0 ALT1 - TMS/SWDIO ALT2 - LPUART0_RTS_B ALT3 - LPSPI0_PCS0 ALT4 - CT_INP0 | IO Supply - VDD Pad type - MED Default - ALT1 | |
| P0_1 | 110 | B11 | 77 | 50 | ALT0 - P0_1 ALT1 - TCLK/SWCLK ALT2 - LPUART0_CTS_B ALT3 - LPSPI0_SDI ALT4 - CT_INP1 | IO Supply - VDD Pad type - MED Default - ALT1 | |
| P0_2 | 111 | A11 | 78 | 51 | ALT0 - P0_2 ALT1 - TDO/SWO ALT2 - LPUART0_RXD ALT3 - LPSPI0_SCK ALT4 - CT0_MAT0 ALT5 - UTICK_CAP0 | IO Supply - VDD Pad type - MED Default - ALT1 | ANALOG - ADC2_A8 |
| P0_3 | 112 | D10 | 79 | 52 | ALT0 - P0_3 ALT1 - TDI ALT2 - LPUART0_TXD ALT3 - LPSPI0_SDO ALT4 - CT0_MAT1 ALT5 - UTICK_CAP1 ALT8 - CMP0_OUT | IO Supply - VDD Pad type - MED Default - ALT1 | ANALOG - CMP1_IN1/ADC0_A14 |
| P0_4 | 113 | A10 | -- | -- | ALT0 - P0_4 ALT4 - CT0_MAT2 ALT5 - UTICK_CAP2 ALT7 - SmartDMA_PIO0 ALT8 - CMP1_OUT | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A9 VDD SYS - WUU0_IN0 |
| P0_5 | 114 | B9 | -- | -- | ALT0 - P0_5 ALT4 - CT0_MAT3 ALT5 - UTICK_CAP3 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A10 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|---|--|
| | | | | | ALT7 - SmartDMA_PIO1 ALT8 - CMP2_OUT | | |
| P0_6 | 115 | A9 | 80 | 53 | ALT0 - P0_6 ALT1 - ISPMODE_N ALT2 - LPI2C0_HREQ ALT3 - LPSPI0_PCS1 ALT4 - CT_INP2 ALT7 - SmartDMA_PIO2 ALT8 - CMP1_OUT ALT12 - CLKOUT | IO Supply - VDD Pad type - SLOW Default - ALT1 | ISP - ISPMODE_N ANALOG - ADC0_A15 |
| P0_7 | 116 | D11 | -- | -- | ALT0 - P0_7 ALT4 - CT_INP3 ALT7 - SmartDMA_PIO3 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A11/CMP2_IN1 VDD SYS - WUU0_IN1 |
| NC | 117 | -- | -- | -- | | | |
| VSS | 118 | E7 | -- | -- | | IO Supply - VDD | |
| P0_12 | 119 | C10 | -- | -- | ALT0 - P0_12 ALT4 - CT0_MAT2 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A12 |
| P0_13 | 120 | B10 | -- | -- | ALT0 - P0_13 ALT4 - CT0_MAT3 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A13 |
| P0_14 | 121 | C9 | 81 | -- | ALT0 - P0_14 ALT4 - CT_INP2 ALT5 - UTICK_CAP0 ALT7 - SmartDMA_PIO4 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A14 |
| P0_15 | 122 | D9 | 82 | -- | ALT0 - P0_15 ALT4 - CT_INP3 ALT5 - UTICK_CAP1 ALT7 - SmartDMA_PIO5 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC2_A15 |
| P0_16 | 123 | B8 | 83 | 54 | ALT0 - P0_16 ALT2 - LPI2C0_SDA ALT3 - LPSPI0_PCS2 ALT4 - CT0_MAT0 ALT5 - UTICK_CAP2 | IO Supply - VDD Pad type - HD Default - DIS | VDD SYS - WUU0_IN2 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|---|---|---|
| | | | | | ALT7 - SmartDMA_PIO6 | | |
| P0_17 | 124 | A8 | 84 | 55 | ALT0 - P0_17 ALT2 - LPI2C0_SCL ALT3 - LPSPi0_PCS3 ALT4 - CT0_MAT1 ALT5 - UTICK_CAP3 ALT7 - SmartDMA_PIO7 | IO Supply - VDD Pad type - HD Default - DIS | |
| P0_18 | 125 | A7 | 85 | -- | ALT0 - P0_18 ALT2 - LPI2C0_SCLS ALT4 - CT0_MAT2 ALT7 - SmartDMA_PIO8 ALT8 - CMP0_OUT | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A8 |
| P0_19 | 126 | B7 | 86 | -- | ALT0 - P0_19 ALT2 - LPI2C0_SDAS ALT4 - CT0_MAT3 ALT7 - SmartDMA_PIO9 ALT8 - CMP1_OUT | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A9 VDD SYS - WUU0_IN3 |
| P0_20 | 127 | A6 | 87 | -- | ALT0 - P0_20 ALT3 - LPUART0_RXD ALT4 - CT_INP0 ALT7 - SmartDMA_PIO10 ALT8 - CMP2_OUT | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A10 VDD SYS - WUU0_IN4 |
| P0_21 | 128 | B6 | 88 | -- | ALT0 - P0_21 ALT3 - LPUART0_TXD ALT4 - CT_INP1 ALT7 - SmartDMA_PIO11 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A11 |
| P0_22 | 129 | C8 | 89 | -- | ALT0 - P0_22 ALT3 - LPUART0_RTS_B ALT4 - CT_INP2 ALT5 - CT0_MAT0 ALT7 - SmartDMA_PIO12 | IO Supply - VDD Pad type - SLOW Default - DIS | ANALOG - ADC0_A12 |
| P0_23 | 130 | D8 | 90 | -- | ALT0 - P0_23 ALT3 - LPUART0_CTS_B | IO Supply - VDD Pad type - SLOW | ANALOG - ADC0_A13/CMP2_IN2 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|---|---|
| | | | | | ALT4 - CT_INP3 ALT5 - CT0_MAT1 ALT7 - SmartDMA_PIO13 | Default - DIS | VDD SYS - WUU0_IN5 |
| P0_24 | 131 | C6 | -- | -- | ALT0 - P0_24 ALT4 - CT0_MAT0 ALT8 - LPUART5_RXD | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P0_25 | 132 | D6 | -- | -- | ALT0 - P0_25 ALT4 - CT0_MAT1 ALT8 - LPUART5_TXD | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P0_26 | 133 | C5 | -- | -- | ALT0 - P0_26 ALT4 - CT0_MAT2 ALT8 - LPUART5_RTS_B | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P0_27 | 134 | D5 | -- | -- | ALT0 - P0_27 ALT4 - CT0_MAT3 ALT8 - LPUART5_CTS_B | IO Supply - VDD Pad type - SLOW Default - DIS | |
| P1_0 | 135 | A5 | 91 | 56 | ALT0 - P1_0 ALT1 - TRIG_IN0 ALT2 - LPSPi0_SDO ALT3 - LPI2C1_SDA ALT4 - CT_INP4 ALT5 - CT0_MAT2 | IO Supply - VDD Pad type - MED+I2C_FILT Default - DIS | ISP - SPI_SDO ANALOG - ADC0_A16/CMP0_IN3 VDD SYS - WUU0_IN6/ LPTMR0_ALT3 |
| P1_1 | 136 | B5 | 92 | 57 | ALT0 - P1_1 ALT1 - TRIG_IN1 ALT2 - LPSPi0_SCK ALT3 - LPI2C1_SCL ALT4 - CT_INP5 ALT5 - CT0_MAT3 | IO Supply - VDD Pad type - MED+I2C_FILT Default - DIS | ISP - SPI_SCK ANALOG - ADC0_A17/CMP1_IN3 |
| P1_2 | 137 | A4 | 93 | 58 | ALT0 - P1_2 ALT1 - TRIG_OUT0 ALT2 - LPSPi0_SDI ALT3 - LPI2C1_SDAS ALT4 - CT1_MAT0 ALT5 - CT_INP0 ALT11 - CAN0_TXD | IO Supply - VDD Pad type - MED Default - DIS | ISP - SPI_SDI ANALOG - ADC0_A18/CMP2_IN3 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--------------------------|-------------------------|------------------------|--|---|--|
| P1_3 | 138 | B4 | 94 | 59 | ALT0 - P1_3 ALT1 - TRIG_OUT1 ALT2 - LPSPi0_PCS0 ALT3 - LPI2C1_SCLS ALT4 - CT1_MAT1 ALT5 - CT_INP1 ALT11 - CAN0_RXD | IO Supply - VDD Pad type - MED Default - DIS | ISP - SPI_PCS ANALOG - ADC0_A19/CMP0_IN1 VDD SYS - WUU0_IN7 |
| VDD | 139 | J8 | 95 | 60 | | IO Supply - VDD | |
| VSS | 140 | F7 | 96 | 61 | | IO Supply - VDD | |
| P1_4 | 141 | A3 | 97 | 62 | ALT0 - P1_4 ALT1 - FREQME_CLK_IN0 ALT2 - LPSPi0_PCS3 ALT3 - LPUART2_RXD ALT4 - CT1_MAT2 ALT7 - SmartDMA_PiO0 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC0_A20/CMP0_IN2 VDD SYS - WUU0_IN8 |
| P1_5 | 142 | B3 | 98 | 63 | ALT0 - P1_5 ALT1 - FREQME_CLK_IN1 ALT2 - LPSPi0_PCS2 ALT3 - LPUART2_TXD ALT4 - CT1_MAT3 ALT7 - SmartDMA_PiO1 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC0_A21/CMP1_IN2 |
| P1_6 | 143 | A2 | 99 | 64 | ALT0 - P1_6 ALT1 - TRIG_IN2 ALT2 - LPSPi0_PCS1 ALT3 - LPUART2_RTS_B ALT4 - CT_INP6 ALT5 - CT4_MAT0 ALT7 - SmartDMA_PiO2 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC0_A22 |
| P1_7 | 144 | A1 | 100 | 1 | ALT0 - P1_7 ALT1 - TRIG_OUT2 ALT3 - LPUART2_CTS_B ALT4 - CT_INP7 ALT5 - CT4_MAT1 ALT7 - SmartDMA_PiO3 | IO Supply - VDD Pad type - MED Default - DIS | ANALOG - ADC0_A23 VDD SYS - WUU0_IN9 |

Table continues on the next page...

Table 44. Pinmux...continued

| Pin Name | MCX A345A346 LQFP144 | MCX A345A346 WFBGA169 | MCX A345A346 LQFP100 | MCX A345A346 LQFP64 | Pinmux Assignment | Pad Settings | Alternate Functions |
|----------|-------------------------|--|-------------------------|------------------------|-------------------|--------------|---------------------|
| | -- | G7,H7,J7,K7,L7, G2,G3,G4,G10, G11,G12,F5,F6, F8,F9,H6,H8,H9, M11 | -- | -- | | | |
| | -- | J9 | -- | -- | | | |
| | -- | C4, F3, F4, G8, G9, H3, H4, J3, J4, K3, K4, K10, K11, L10 | -- | -- | | | |

Note:

- +I2C_FILT in Pad Type represents that I2C filter is implemented on the pin. PFE bit is implemented in Pin Control register of the pin.
- HD in Pad Type represents that the pin can support up to 20mA drive strength. I2C filter is implemented on the pin. PFE bit is implemented in Pin Control register of the pin.
- 5VTOL in Pad Type represents that the pin is 5V tolerant.
- DIS in default column represents that the pin's input buffer is disabled by default
- RST pads support passive filter and 1M ohm pull resistor. PFE and PV bits are implemented in Pin Control register of the pin.
- PE, PS, SRE, ODE and DSE are supported in Pin Control register of all types of IO.
- 5VTol and HD pads support two DSE bits in Pin Control register of the pin.
- SLOW in Pad Type represents the IO supports 25MHz. MED in Pad Type represents the IO supports 50MHz.
- +TAM in Pad Type represents the IO supports 1M ohm pull resistor.

6.2 MCX A345 and A346 Pinouts

The pinout diagrams are provided in an Excel file attached to this document:

1. Click the paperclip symbol on the left side of the PDF window.
2. Double-click on the Excel file to open it.
3. Select the respective package tab.

Many signals may be multiplexed onto a single pin. To determine what signals can be used on which pin, refer to the "Pinout" tab in the Excel file.

6.3 Recommended connection for unused analog and digital pins

Table 45 shows the recommended connections for pins if those pins are not used in the customer's application

Table 45. Recommended connection for unused analog and digital pins

| Pin Type | Pin Function | Recommendation | Comments |
|-----------------|--|---|--|
| Power | VDD | Must be powered | VDD is the IO supply of P0,P1,P2 and P4, and supplies internal modules including Flash, CMP, and etc.. It must be on |
| Power | VDD_ANA | Must be powered | VDD_ANA must be same level with VDD, and ramps up together with VDD |
| Power | VDD_USB | Tie to ground through a 10 kΩ resistor if VDD_USB is an independent pin in the package version used | |
| Power | VREFH | Always connect to VDD_ANA potential | Always connect to VDD_ANA potential |
| Power | VREFL | Always connect to VSS potential | Always connect to VSS potential |
| Power | VSS_ANA | Always connect to VSS potential | Always connect to VSS potential |
| Power | VSS_USB | Always connect to VSS potential | Always connect to VSS potential |
| Analog/non-GPIO | ADC _n _x | Float | |
| Analog/non-GPIO | ADC _n _x /DAC _n _OUT | Float | |
| Analog/non-GPIO | EXTAL | Float | |
| Analog/non-GPIO | XTAL | Float | Analog output - Float |
| Analog/non-GPIO | USB0_DP | Float | Float |
| Analog/non-GPIO | USB0_DM | Float | Float |
| GPIO/Analog | Px/ADC _n _x | Float | Float (default is analog input) |
| GPIO/Analog | Px/CMP _n _IN _x | Float | Float (default is analog input) |
| GPIO/Digital | JTAG_TCLK | Float | Float (default is JTAG with pulldown) |
| GPIO/Digital | JTAG_TDI | Float | Float (default is JTAG with pullup) |
| GPIO/Digital | JTAG_TDO | Float | Float (default is JTAG with pullup) |
| GPIO/Digital | JTAG_TMS | Float | Float (default is JTAG with pullup) |
| GPIO/Digital | Px | Float | Float (default is disabled) |

7 Ordering parts

7.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to nxp.com and perform a part number search for the following device numbers: MCXA346

NOTE

For complete list of Orderable part numbers, please refer [Table 1](#)

8 Part identification

Part numbers for the device have fields that identify the specific part. Use the values of these fields to determine the specific part.

8.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

8.2 Part number format

Part numbers for this device have the following format:

B PS F C D FS T PG SR PT

Table 46. Part number fields descriptions

| Field | Description | Values |
|-------|--------------------------------|--|
| B | Brand | <ul style="list-style-type: none"> • MCX |
| PS | Product series name | <ul style="list-style-type: none"> • A |
| F | Family | <ul style="list-style-type: none"> • 1 = Baseline • 2 = Baseline Enhance • 3 = Mixed-signal • 4 = HMI & touch • 5 = Interfaces & Ethernet |
| C | Core Features | <ul style="list-style-type: none"> • 4 = 180MHz, MAU, 4x ADC, 2x Motor PWM, 6x UART, 1x CAN |
| FS | Flash Size | <ul style="list-style-type: none"> • 1 = 32 KB • 2 = 64 KB • 3 = 128 KB • 4 = 256 KB • 5 = 512 KB • 6 = 1024 KB • 7 = 2 M |
| T | Ambient Temperature range (°C) | <ul style="list-style-type: none"> • V = -40 to 125 °C |
| PG | Package | <ul style="list-style-type: none"> • LH = LQFP64 • LL = LQFP100 • LQ = LQFP144 |

Table continues on the next page...

Table 46. Part number fields descriptions...continued

| Field | Description | Values |
|-------|------------------|--|
| | | <ul style="list-style-type: none"> • PN = WFBGA169 |
| SR | Silicon Revision | <ul style="list-style-type: none"> • A = Initial Mask set • B = 1st Major spin • C = 2nd Major spin |
| PT | Package Type | <ul style="list-style-type: none"> • R = Tape and Reel • T = Tray |

8.3 Example

This is an example part number:

MCXA346VLH

8.4 Small package marking

8.4.1 Package marking information

Table 47. Package Marking

| Line | LQFP144 | LQFP100 | LQFP64 | WFBGA169 |
|-------------|------------|------------|------------|----------|
| First Line | AAAAAAAAAA | AAAAAAAAAA | AAAAAAA | AAAAA |
| Second Line | MMMMM | MMMMM | AAA MMMMM | MMMMM |
| Third Line | XXXXYYWVXX | XXXXYYWVXX | XXXXYYWVXX | XXXYWVXX |

Table 48. Package marking

| Identifier | Description |
|------------|---|
| A | Part number code, refer to Ordering Information |
| M | Mask set |
| Y | Year |
| W | Work week |
| X | NXP internal use |

9 Terminology and guidelines

9.1 Definitions

Key terms are defined in the following table:

| Term | Definition |
|-----------------------|--|
| Rating | <p>A minimum or maximum value of a technical characteristic that, if exceeded, may cause permanent chip failure:</p> <ul style="list-style-type: none"> • <i>Operating ratings</i> apply during operation of the chip. • <i>Handling ratings</i> apply when the chip is not powered. <p style="text-align: center;">NOTE</p> <p>The likelihood of permanent chip failure increases rapidly as soon as a characteristic begins to exceed one of its operating ratings.</p> |
| Operating requirement | A specified value or range of values for a technical characteristic that you must guarantee during operation to avoid incorrect operation and possibly decreasing the useful life of the chip |
| Operating behavior | A specified value or range of values for a technical characteristic that are guaranteed during operation if you meet the operating requirements and any other specified conditions |
| Typical value | <p>A specified value for a technical characteristic that:</p> <ul style="list-style-type: none"> • Lies within the range of values specified by the operating behavior • Is representative of that characteristic during operation when you meet the typical-value conditions or other specified conditions <p style="text-align: center;">NOTE</p> <p>Typical values are provided as design guidelines and are neither tested nor guaranteed.</p> |

9.2 Examples

Operating rating:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | -0.3 | 1.2 | V |

Operating requirement:

| Symbol | Description | Min. | Max. | Unit |
|-----------------|---------------------------|------|------|------|
| V _{DD} | 1.0 V core supply voltage | 0.9 | 1.1 | V |

Operating behavior that includes a typical value:

| Symbol | Description | Min. | Typ. | Max. | Unit |
|-----------------|--|------|------|------|------|
| I _{WP} | Digital I/O weak pullup/pulldown current | 10 | 70 | 130 | μA |

9.3 Typical-value conditions



Typical values assume you meet the following conditions (or other conditions as specified):

| Symbol | Description | Value | Unit |
|-----------------|---------------------|-------|------|
| T _A | Ambient temperature | 25 | °C |
| V _{DD} | Supply voltage | 3.3 | V |

NOTE

Typical values are based on characterization but not covered by test limits in production.

9.4 Relationship between ratings and operating requirements



9.5 Guidelines for ratings and operating requirements

Follow these guidelines for ratings and operating requirements:

- Never exceed any of the chip’s ratings.
- During normal operation, don’t exceed any of the chip’s operating requirements.
- If you must exceed an operating requirement at times other than during normal operation (for example, during power sequencing), limit the duration as much as possible.

9.6 Specification Test Methods

Each specification is tested using one of these methods.

| Code | Method | Description |
|------|-------------------|--|
| P | Production direct | On every chip during production, testing the specification |

Table continues on the next page...

Table continued from the previous page...

| Code | Method | Description |
|------|---|---|
| I | Production indirect | On every chip during production, testing parts of a module that affect whether the chip meets the specification but not testing the specification itself |
| C | Characterization on a production tester | Measuring a statistically significant number of sample chips across process (matrix lot), voltage, and temperature <p style="text-align: center;">NOTE</p> Typical values are not necessarily characterized across process. |
| L | Characterization on lab equipment or a nonproduction tester | |
| D | Guaranteed by design | Specification based on scientific and engineering principles |
| O | Other | Using methods such as: <ul style="list-style-type: none"> • Performing silicon simulations • Performing package thermal simulations • Calculating specifications using reliability data |

10 Revision History

The following table provides a revision history for this document.

Table 49. Revision History

| Document ID | Release Date | Description |
|---------------------|--------------|---|
| MCXAP144M240F60 v.3 | 11 June 2025 | <ul style="list-style-type: none"> • Updated the Block diagram • Updated the Bus Matrix figure • Added "K" to 500 of Nnvmcyc256k in Flash reliability specifications • Updated OpAmp electrical specifications • Removed leakage current for all pins in Voltage and current operating behaviours • Added Note in package diagram in front page "All information on the package WFBGA169 is preliminary and pending qualification." |
| MCXAP144M240F60 v.2 | 12 May 2025 | <ul style="list-style-type: none"> • Updated MCXA165 and MCXA166 by MCXA345 and MCXA346 all over the document |

Table continues on the next page...

Table 49. Revision History...continued

| Document ID | Release Date | Description |
|-------------|--------------|--|
| | | <ul style="list-style-type: none"> • Removed the part number list box in front matter • Updated TBDs in front matter • Updated Ordering Information • Removed the Note after block diagram • Updated Power Consumption operating behaviours table • Added I/O mux resistance table • Removed CT parameter from 12-bit DAC operating behaviors • Removed INL and DNL parameters for the power supply below 1.71V from Comparator and 8-bit DAC electrical specifications • Added figures of Comparator and 8-bit DAC electrical specifications • Updated I2C HS mode timing ES • Updated the maximum value of Tstart in System oscillator crystal electrical specifications • Added space between MCX and A to unify the device name and family in data sheet • Updated master to controller and slave to peripheral in LPSPI module to align with inclusive language • Removed ROM size from block diagram and bus architecture • Updated the values in Power mode transition operating behaviours table • Updated the values in Power consumption operating behaviours table • Updated Thermal attributes section • Removed Debug trace operating behaviours table • Updated the values of JTAG Debug Interface Timing • Added S4 and updated the other values in Serial Wire Debug (SWD) Timing specifications • Updated the operator in description of tpgmpg_lifetime for 128 B and tpgmphr_initial for 16 B in Flash commandtime specifications • Updated TBDs of Flash reliability specifications • Updated Op-amp to Opamp • Updated the values in LPSPI controller mode timing and LPSPI peripheral mode timing • Added FlexCAN description • Updated the pinout table • Removed I3C electrical specs • Updated comments in VDD_ANA in Recommended connection for unused analog and digital pins |

Table continues on the next page...

Table 49. Revision History...continued

| Document ID | Release Date | Description |
|--------------------------|------------------|---|
| MCXAP144M240F60 v.1.0 | November 2024 | <ul style="list-style-type: none">Initial version |

Legal information

Data sheet status

| Document status ^{[1][2]} | Product status ^[3] | Definition |
|-----------------------------------|-------------------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <https://www.nxp.com>.

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors and its suppliers accept no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Hazardous voltage — Although basic supply voltages of the product may be much lower, circuit voltages up to 60 V may appear when operating this product, depending on settings and application. Customers incorporating or otherwise using these products in applications where such high voltages may appear during operation, assembly, test etc. of such application, do so at their own risk. Customers agree to fully indemnify NXP Semiconductors for any damages resulting from or in connection with such high voltages. Furthermore, customers are drawn to safety standards (IEC 950, EN 60 950, CENELEC, ISO, etc.) and other (legal) requirements applying to such high voltages.

Bare die — All die are tested on compliance with their related technical specifications as stated in this data sheet up to the point of wafer sawing and are handled in accordance with the NXP Semiconductors storage and transportation conditions. If there are data sheet limits not guaranteed, these will be separately indicated in the data sheet. There are no post-packing tests performed on individual die or wafers.

NXP Semiconductors has no control of third party procedures in the sawing, handling, packing or assembly of the die. Accordingly, NXP Semiconductors assumes no liability for device functionality or performance of the die or systems after third party sawing, handling, packing or assembly of the die. It is the responsibility of the customer to test and qualify their application in which the die is used.

All die sales are conditioned upon and subject to the customer entering into a written die sale agreement with NXP Semiconductors through its legal department.

AEC unqualified products — This product has not been qualified to the appropriate Automotive Electronics Council (AEC) standard Q100 or Q101 and should not be used in automotive applications, including but not limited to applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is for the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

ESD protection devices — These products are only intended for protection against ElectroStatic Discharge (ESD) pulses and are not intended for any other usage including, without limitation, voltage regulation applications. NXP Semiconductors accepts no liability for use in such applications and therefore such use is at the customer's own risk.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

Suitability for use in non-automotive qualified products — Unless this document expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, μ Vision, Versatile — are trademarks and/or registered trademarks of Arm Limited (or its subsidiaries or affiliates) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved.

EdgeLock — is a trademark of NXP B.V.

I2C-bus — logo is a trademark of NXP B.V.

Contents

| | | | | | |
|----------|--|-----------|-----------|--|-----------|
| 1 | Feature Comparison | 7 | 4.4.1 | ADC electrical specifications..... | 30 |
| 2 | Ratings | 9 | 4.4.1.1 | ADC operating conditions..... | 31 |
| 2.1 | Thermal handling ratings..... | 9 | 4.4.1.2 | I/O mux resistance table..... | 32 |
| 2.2 | Moisture handling ratings..... | 9 | 4.4.1.3 | ADC electrical characteristics..... | 32 |
| 2.3 | ESD handling ratings..... | 9 | 4.4.2 | 12-bit DAC electrical characteristics..... | 36 |
| 2.4 | Voltage and current maximum ratings..... | 10 | 4.4.2.1 | 12-bit DAC operating requirements..... | 36 |
| 2.5 | Required Power-On-Reset (POR) Sequencing | 10 | 4.4.2.2 | 12-bit DAC operating behaviors..... | 36 |
| 3 | General | 10 | 4.4.3 | Comparator and 8-bit DAC electrical specifications..... | 39 |
| 3.1 | AC electrical characteristics..... | 10 | 4.4.4 | OpAmp electrical specifications..... | 42 |
| 3.2 | Nonswitching electrical specifications..... | 11 | 4.5 | Timers..... | 43 |
| 3.2.1 | Voltage and current operating requirement..... | 11 | 4.6 | Communication Interfaces | 43 |
| 3.2.2 | HVD, LVD, and POR operating requirements.. | 12 | 4.6.1 | LPUART..... | 43 |
| 3.2.2.1 | VDD supply HVD, LVD, and POR Operating Requirements..... | 12 | 4.6.2 | LPSPi switching specifications | 43 |
| 3.2.3 | Voltage and current operating behaviors..... | 13 | 4.6.2.1 | LPSPi controller mode timing..... | 44 |
| 3.2.4 | On-chip regulator electrical specifications..... | 14 | 4.6.2.2 | LPSPi peripheral mode timing..... | 46 |
| 3.2.4.1 | LDO_CORE electrical specifications..... | 14 | 4.6.3 | LPI2C timing..... | 49 |
| 3.2.5 | Power mode transition operating behaviours... | 14 | 4.6.4 | I2C 1 Mbps timing..... | 50 |
| 3.2.5.1 | Power mode transition operating behaviors..... | 14 | 4.6.5 | I2C HS mode timing..... | 51 |
| 3.2.6 | Power consumption operating behaviors..... | 15 | 4.6.6 | FlexCAN..... | 52 |
| 3.2.6.1 | Power consumption operating behaviors..... | 15 | 4.7 | Human Machine Interface (HMI) modules | 52 |
| 3.2.7 | EMC radiated emissions operating behaviors.. | 17 | 4.7.1 | General Purpose Input/Output (GPIO)..... | 52 |
| 3.2.8 | Designing with radiated emissions in mind..... | 17 | 5 | Package dimensions | 52 |
| 3.2.9 | Capacitance attributes..... | 17 | 5.1 | Obtaining package dimensions..... | 52 |
| 3.3 | Switching specifications..... | 17 | 6 | Pinout | 52 |
| 3.3.1 | Device clock specs..... | 17 | 6.1 | MCX A345 and A346 Signal Multiplexing and Pin Assignments..... | 53 |
| 3.3.2 | General switching specifications..... | 18 | 6.2 | MCX A345 and A346 Pinouts..... | 74 |
| 3.3.2.1 | General switching specifications..... | 18 | 6.3 | Recommended connection for unused analog and digital pins..... | 74 |
| 3.4 | Thermal specifications | 20 | 7 | Ordering parts | 75 |
| 3.4.1 | Thermal operating requirements..... | 20 | 7.1 | Determining valid orderable parts..... | 75 |
| 3.4.2 | Thermal attributes..... | 20 | 8 | Part identification | 76 |
| 4 | Peripheral operating requirements and behaviors | 21 | 8.1 | Description..... | 76 |
| 4.1 | Core modules | 21 | 8.2 | Part number format..... | 76 |
| 4.1.1 | JTAG Debug Interface Timing..... | 21 | 8.3 | Example..... | 77 |
| 4.1.2 | Serial Wire Debug (SWD) Timing..... | 23 | 8.4 | Small package marking..... | 77 |
| 4.2 | Clock modules | 24 | 8.4.1 | Package marking information..... | 77 |
| 4.2.1 | Reference Oscillator Specification..... | 24 | 9 | Terminology and guidelines | 77 |
| 4.2.1.1 | System Crystal Oscillator Specification..... | 24 | 9.1 | Definitions..... | 77 |
| 4.2.1.2 | System Oscillator Crystal Specifications..... | 25 | 9.2 | Examples..... | 78 |
| 4.2.1.3 | System Oscillator Crystal Specifications | 26 | 9.3 | Typical-value conditions..... | 79 |
| 4.2.2 | FRO180M specifications..... | 26 | 9.4 | Relationship between ratings and operating requirements..... | 79 |
| 4.2.3 | FRO12M specifications..... | 27 | 9.5 | Guidelines for ratings and operating requirements..... | 79 |
| 4.2.4 | FRO16K specifications..... | 28 | 9.6 | Specification Test Methods..... | 79 |
| 4.3 | Memories and memory interfaces | 28 | 10 | Revision History | 80 |
| 4.3.1 | Flash electrical specifications | 28 | | Legal information | 83 |
| 4.3.1.1 | Timing specifications | 28 | | | |
| 4.3.1.2 | Flash high voltage current behavior..... | 30 | | | |
| 4.3.1.3 | Flash reliability specifications..... | 30 | | | |
| 4.4 | Analog | 30 | | | |

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [ARM Microcontrollers - MCU category](#):

Click to view products by [NXP manufacturer](#):

Other Similar products are found below :

[R7FS3A77C2A01CLK#AC1](#) [MB96F119RBPMC-GSE1](#) [MB9BF122LPMC-G-JNE2](#) [MB9BF128SAPMC-GE2](#) [MB9BF529TBGL-GE1](#)
[XMC4500-E144F1024 AC](#) [EFM32PG1B200F128GM48-C0](#) [26-21/R6C-AT1V2B/CT](#) [5962-8506403MQA](#) [MKE04Z128VQH4](#)
[STM32F769AIY6TR](#) [EFM32PG1B100F256GM32-C0](#) [EFM32PG1B200F256GM32-C0](#) [EFM32PG1B100F128GM32-C0](#)
[STM32F779AIY6TR](#) [CY8C4247FNQ-BL483T](#) [CY8C4725LQI-S401](#) [K32L2A31VLH1A](#) [S6J336CHTBSC20000](#) [STM32C011F6U6TR](#)
[STM32F413VGT6TR](#) [STM32U575VGT6](#) [STM32U575ZGT6](#) [STM32WB15CCU6](#) [CY8C4125LQI-S423T](#) [CY9BF121JPMC-G-JNE2](#)
[CY8C4025LQI-S412T](#) [GD32F407IGH6](#) [GD32F405VGH6](#) [GD32E230G8U6TR](#) [GD32F207ZCT6](#) [GD32F207ZGT6](#) [GD32F310K6T6](#)
[GD32F407ZGT6](#) [ATSAMC21G17A-MZTVAO](#) [LPC11U68JBD48K](#) [LPC1112FHI33/102](#) [LPC1764FBD100K](#) [LPC5506JHI48EL](#)
[FS32K146HFT0MLQT](#) [FS32K116LFT0VLFT](#) [FS32K142HFT0MLHT](#) [MKE17Z256VLL7](#) [LPC5516JBD100K](#) [LPC4330FET180Y](#)
[MIMXRT106FCVL5B](#) [LPC2214FBD144/01K](#) [LPC1767FBD100K](#) [LPC1765FBD100K](#) [MIMXRT1024DAG5A](#)