


## **WG7831-B0 WLAN/BT Module**

**TI WiLink8 IEEE 802.11b/g/n  
BT/BLE Solution**

### **Datasheet**

**Revision 0.6**

Prepared By	Reviewed By	Approved By
Hsinwei Wang 2017/1/25	Victor Lee 2017/Jan/25	 John Lee 2017/1/25



## **WG7831-BO WLAN/BT Module**

**TI WiLink8 IEEE 802.11b/g/n  
BT/BLE Solution**

### **Datasheet**

### **Revision 0.6**

Prepared By	Reviewed By	Approved By

## Index

<b>1. OVERVIEW .....</b>	<b>3</b>
1.1. MODELS FUNCTIONAL BLOCKS.....	3
1.2. GENERAL FEATURES .....	3
<b>2. FUNCTIONAL FEATURES .....</b>	<b>4</b>
2.1. MODULE BLOCK DIAGRAM.....	4
2.2. BLOCK FUNCTIONAL FEATURE.....	5
2.2.1. WLAN Features .....	5
2.2.2. Bluetooth and BLE Features.....	6
<b>3. MODULE OUTLINE.....</b>	<b>7</b>
3.1. SIGNAL LAYOUT (TOP VIEW).....	7
3.2. PIN DESCRIPTION.....	8
<b>4. MODULE SPECIFICATION .....</b>	<b>12</b>
4.1. GENERAL MODULE REQUIREMENTS AND OPERATION .....	12
4.1.1. Absolute Maximum Ratings <sup>(1)</sup> .....	12
4.1.2. Recommended Operating Conditions.....	13
4.1.3. External Slow Clock Input (SLOW_CLK) .....	14
4.1.4. External Fast Clock Requirements (-40 to +85°C) .....	14
4.2. WLAN RF PERFORMANCE.....	15
4.2.1. WLAN 2.4-GHz Receiver Characteristics .....	15
4.2.2. WLAN 2.4-GHz Transmitter Power .....	16
4.3. BLUETOOTH RF PERFORMANCE .....	17
4.3.1. BT Receiver Characteristics, In-Band Signals .....	17
4.3.2. BT Receiver Characteristics – General Blocking .....	18
4.3.3. BT Receiver Characteristics –BR, EDR Blocking Per Band .....	18
4.3.5. BT Transmitter, EDR .....	19
4.3.6. BT Modulation, BR .....	19
4.3.7. BT Modulation, EDR .....	20
4.3.8. BT BR, EDR Transceiver - Emissions .....	20
4.3.9. BT BR Transceiver - Spurs.....	21
4.3.10. BT EDR Transceiver - Spurs.....	21
4.4. BT LE RF PERFORMANCE .....	22

4.4.1. <i>BT LE Receiver Characteristics, In-Band Signals</i> .....	22
4.4.3. <i>BT LE Transmitter Characteristics</i> .....	23
4.4.4. <i>BT LE Modulation Characteristics</i> .....	23
4.4.6. <i>BT LE Transceiver - Spurs</i> .....	24
4.5.    POWER CONSUMPTION .....	25
<b>5. HOST INTERFACE TIMING CHARACTERISTICS.....</b>	<b>27</b>
5.1.    WLAN SDIO TRANSPORT LAYER .....	27
5.2.    SDIO TIMING SPECIFICATIONS .....	28
5.3.    HCI UART SHARED TRANSPORT LAYERS FOR ALL FUNCTIONAL BLOCKS (EXCEPT WLAN) .....	30
5.4.    UART TIMING SPECIFICATIONS .....	31
5.5.    BLUETOOTH CODEC-PCM(AUDIO) TIMING SPECIFICATIONS .....	32
<b>6. CLOCK AND POWER MANAGEMENT.....</b>	<b>34</b>
6.1.    RESET-POWER-UP SYSTEM .....	34
6.2.    WLAN POWER-UP SEQUENCE .....	34
6.3.    BLUETOOTH/BLE POWER-UP SEQUENCE.....	35
<b>7. REFERENCE SCHEMATIC .....</b>	<b>36</b>
7.1.    MODULE REFERENCE DESIGN .....	36
<b>8. DESIGN RECOMMENDATIONS.....</b>	<b>37</b>
8.1.    DESIGN NOTE ON DEBUG PORT.....	37
8.2.    MODULE LAYOUT RECOMMENDATIONS .....	37
<b>9. PACKAGE INFORMATION.....</b>	<b>39</b>
9.1.    MODULE MECHANICAL OUTLINE.....	39
9.2.    ORDERING INFORMATION .....	40
9.3.    PACKAGE MARKING .....	41
9.4.    PACKAGING .....	42
<b>10. SMT AND BAKING RECOMMENDATION .....</b>	<b>44</b>
10.1.    BAKING RECOMMENDATION .....	44
10.2.    SMT RECOMMENDATION .....	44
<b>11. HISTORY CHANGE .....</b>	<b>45</b>

## 1. OVERVIEW

WG7831-B0, a WiFi, BT, BLE SiP (system in package) module, is the most demanded design for mobile devices, Audio, Computer, PDA and embedded system applications with Wilink8 solution from TI.

### 1.1. Models Functional Blocks

Model	WLAN 2.4GHz	WLAN 5GHz	BT/BLE
WG7831-B0	V		V

### 1.2. General Features

- WLAN, Bluetooth, BLE with Integrated RF Front-End Module (FEM), Power Amplifier (PA), and Power Management on a Single Module
- LGA106 pin package
- Dimension 12.8mm(L) x 12.0mm(W) x 1.63mm(H)
- Provides efficient direct connection to battery by employing several integrated switched mode power supplies (DC2DC).
- Seamless Integration with TI Sitara™ and Other Application Processors
- WLAN and BT/BLE cores are software and hardware compatible with prior WL127x and WL128x offerings, for smooth migration to device.
- Shared HCI transport for BT/BLE over UART and SDIO for WLAN.
- Temperature detection and compensation mechanism ensures minimal variation in RF performance over the entire temperature range.
- BT, BLE and all audio processing features work in parallel and include full coexistence with WLAN
- Operating temperature: -40°C to 85°C

## 2. FUNCTIONAL FEATURES

### 2.1. Module Block Diagram




Figure 2-1. WG7831-B0 Block Diagram

## 2.2. Block Functional Feature

### 2.2.1. WLAN Features

- Integrated 2.4 GHz Power Amplifier (PA) for WLAN solution
- WLAN Baseband Processor and RF transceiver Supporting IEEE Std 802.11b/g/n
- WLAN 2.4 GHz SISO (20/40 MHz channels)
- Baseband Processor
  - IEEE Std 802.11b/g/n data rates and IEEE Std 802.11n data rates with 20 or 40 MHz SISO.
- Fully calibrated system. Production calibration not required.
- Medium Access Controller (MAC)
  - Embedded ARM™ Central Processing Unit (CPU)
  - Hardware-Based Encryption/Decryption using 64-, 128-, and 256-Bit WEP, TKIP or AES Keys,
  - Supports requirements for Wi-Fi Protected Access (WPA and WPA2.0) and IEEE Std 802.11i [includes hardware-accelerated Advanced Encryption Standard (AES)]
  - Designed to work with IEEE Std 802.1x
- IEEE Std 802.11d,e,h,i,k,r PICS compliant.
- New advanced co-existence scheme with BT/BLE.
- 2.4 GHz Radio
  - Internal LNA and PA
  - Supports: IEEE Std 802.11b, 802.11g and 802.11n
- Supports 4 bit SDIO host interface, including high speed (HS) and V3 modes.

### 2.2.2. Bluetooth and BLE Features

- Supports Bluetooth Core Specification Version 4.2.
- Includes concurrent operation and built -in coexisting and prioritization handling of Bluetooth, BLE, audio processing and WLAN
- Dedicated Audio processor supporting on chip SBC encoding + A2DP:
  - Assisted A2DP (A3DP) support - SBC encoding implemented internally
  - Assisted WB-Speech (AWBS) support - modified SBC codec implemented internally
- Fully compliant with BT and BLE dual mode standard
- Support for all roles and role-combinations, mandatory as well as optional
- Supports up to 10 BLE connections
- Independent buffering for LE allows having large number of multiple connections without affecting BR/EDR performance

### 3. MODULE OUTLINE

#### 3.1. Signal Layout (Top View)




Figure 3-1 Device pins

### 3.2. Pin Description

**Table 3-1. Pin Description**

Pin No.	Signal Name	Type	Shut Down state	After Power Up <sup>(1)</sup>	Voltage Level	Description
A1	GND	GND				Ground
A2	WLAN_SDIO_D3	IO	HiZ	PU	1.8V	WLAN SDIO Data bit 3. Changes state to PU at WL_EN or BT_EN assertion for card detects. Later disabled by software during initialization. <sup>(2)</sup>
A3	WLAN_SDIO_CMD	I/O	HiZ	HiZ	1.8V	WLAN SDIO Command <sup>(2)</sup>
A4	WLAN_SDIO_D2	IO	HiZ	HiZ	1.8V	WLAN SDIO Data bit 2 <sup>(2)</sup>
A5	WLAN_SDIO_D0	IO	HiZ	HiZ	1.8V	WLAN SDIO Data bit 0 <sup>(2)</sup>
A6	WLAN_SDIO_D1	IO	HiZ	HiZ	1.8V	WLAN SDIO Data bit 1 <sup>(2)</sup>
A7	WLAN_SDIO_CLK	IN	HiZ	HiZ	1.8V	WLAN SDIO Clock. Must be driven by the host.
A8	GND	GND				Ground
A9	BT_HCI_CTS	IN	PU	PU	1.8V	UART CTS from host. NC if not used.
A10	BT_HCI_RTS	OUT	PU	PU	1.8V	UART RTS to host. NC if not used.
A11	BT_HCI_TX	OUT	PU	PU	1.8V	UART TX to host. NC if not used.
A12	BT_HCI_RX	IN	PU	PU	1.8V	UART RX from host. NC if not used.
A13	NC					NC
A14	NC					NC
A15	NC					NC
A16	GND	GND				Ground
A17	NC					NC
A18	GND	GND				Ground
A19	VIO_IN	POW	PD	PD	1.8V	Connect to 1.8V external VIO
A20	GND	GND				Ground
B1	NC					NC
B2	NC					NC

B3	GPIO11	I/O	PU	PU	1.8V	Reserved for future use. NC if not used.
B4	GPIO9	I/O	PU	PU	1.8V	Reserved for future use. NC if not used.
B5	GPIO10	I/O	PU	PU	1.8V	Reserved for future use. NC if not used.
B6	GPIO12	I/O	PU	PU	1.8V	Reserved for future use. NC if not used.
B7	NC					NC
B8	NC					NC
B9	NC					NC
B10	NC					NC
B11	NC					NC
B12	NC					NC
B13	NC					NC
B14	NC					NC
B15	NC					NC
B16	NC					NC
C1	GND	GND				Ground
C2	NC					NC
C3	NC					NC
C4	BT_UART_DEBUG	OUT	PU	PU	1.8V	Option: Bluetooth logger
C5	NC					NC
C6	WLAN_UART_DBG	OUT	PU	PU	1.8V	Option: WLAN logger
C7	GPIO1	I/O	PD	PD	1.8V	WL_RS232_TX (when IRQ_WL = 1 at power up)
C8	NC					NC
C9	TCXO_CLK_IN	ANA				TCXO clock input
C10	WLAN_EN	IN	PD	PD	1.8V	WLAN Mode setting: High = enable
C11	WLAN_IRQ	OUT	PD	0	1.8V	SDIO available, interrupt out. Active high. To use WL_RS232_TX and RX lines, need to pull up with 10K resistor.
C12	GND	GND				Ground
C13	GND	GND				Ground
C14	GND	GND				Ground
C15	GND	GND				Ground
C16	GND	GND				Ground
D1	GND	GND				Ground

D2	VBAT	POW			VBAT	Power supply input, 2.9 to 4.8 V
D3	NC					NC
D4	NC					NC
D5	NC					NC
D6	GND	GND				Ground
D7	NC					NC
D8	GND	GND				Ground
D9	PA_DC2DC_OUT	POW				Internal DC2DC output
D10	GPIO4	I/O	PD	PD	1.8V	Reserved for future use. NC if not used.
D11	GPIO2	I/O	PD	PD	1.8V	WL_RS232_RX (when IRQ_WL = 1 at power up)
D12	BT_EN	In	PD	PD	1.8V	Bluetooth Mode setting: High = enable
D13	NC					NC
D14	NC					NC
D15	GND	GND				Ground
D16	GND	GND				Ground
D17	GND	GND				Ground
D18	GND	GND				Ground
D19	NC					NC
D20	GND	GND				Ground
E1	GND	GND				Ground
E2	GND	GND				Ground
E3	GND	GND				Ground
E4	GND	GND				Ground
F1	GND	GND				Ground
F2	GND	GND				Ground
F3	GND	GND				Ground
F4	GND	GND				Ground
J1	GND	GND				Ground
J2	GND	GND				Ground
J3	GND	GND				Ground
J4	NC					NC
J5	NC					NC
J6	NC					NC
J7	NC					NC

J8	NC					NC
J9	NC					NC
J10	CLK_REQ_OUT	OUT	PD	PD	1.8V	TCXO clock request out
J11	GND	GND				Ground
J12	GND	GND				Ground
J13	NC					NC
K1	GND	GND				Ground
K2	RF_ANT_BG	RF				WLAN/BT 2.4G RF Port
K3	GND	GND				Ground
K4	GND	GND				Ground
K5	GND	GND				Ground
K6	GND	GND				Ground
K7	BT_AUD_OUT	OUT	PD	PD	1.8V	Bluetooth PCM/I2S Bus. Data out. NC if not used.
K8	GND	GND				Ground
K9	SLOW_CLK	ANA				Input Sleep clock: 32.768 KHz
K10	GND	GND				Ground
K11	BT_AUD_IN	IN	PD	PD	1.8V	Bluetooth PCM/I2S Bus. Data in. NC if not used.
K12	BT_AUD_CLK	OUT	PD	PD	1.8V	Bluetooth PCM/I2S Bus. Clock. NC if not used.
K13	BT_AUD_FSYNC	OUT	PD	PD	1.8V	Bluetooth PCM/I2S Bus. Frame sync. NC if not used.

(1) PU=pull up; PD=pull down.

(2) Host must provide PU for all non-CLK SDIO signals

## 4. MODULE SPECIFICATION

### 4.1. General Module Requirements and Operation

#### 4.1.1. Absolute Maximum Ratings<sup>(1)</sup>

Parameter	Value	Units	
VBAT	-0.5 to 5.5 <sup>(2)</sup>	V	
VIO	-0.5 to 2.1	V	
Input voltage to Analog pins	-0.5 to 2.1	V	
Input voltage limits (CLK_IN)	-0.5 to VDD_IO	V	
Input voltage to all other pins	-0.5 to (VDD_IO + 0.5V)	V	
Operating ambient temperature range	-40 to +85 <sup>(3)</sup>	°C	
Storage temperature range	-55 to +125	°C	
ESD Stress Voltage <sup>(4)</sup>	Human Body Model <sup>(5)</sup>	>1000	V
	Charged Device Model <sup>(6)</sup>	>250	V

- 1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- 2) 5.5V up to 10s cumulative in 7 years, 5V cumulative to 250s, 4.8V cumulative to 2.33 years - all includes charging dips and peaks.
- 3) Operating free-air temperature range. The device can be reliably operated for 7 years at ambient of 85°C, assuming 25% active mode and 75% sleep mode (15,400 cumulative active power-on hours).
- 4) Electrostatic discharge (ESD) to measure device sensitivity/immunity to damage caused by electrostatic discharges into device.
- 5) Level listed is the passing level per ANSI/ESDA/JEDEC JS-001. JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 500V HBM is possible if necessary precautions are taken. Pins listed as 1000V may actually have higher performance.
- 6) Level listed is the passing level per EIA-JEDEC JESD22-C101E. JEDEC document JEP157 states that 250 V CDM allows safe manufacturing with a standard ESD control process, and manufacturing with less than 250V CDM is possible if necessary precautions are taken. Pins listed as 250 V may actually have higher performance

#### 4.1.2. Recommended Operating Conditions

Parameter	Condition	Sym	Min	Max	Units
VBAT <sup>(1)</sup>	DC supply range for all modes		2.9	4.8	V
1.8 V IO ring power supply voltage			1.62	1.95	
IO high-level input voltage		VIH	0.65 x VDD_IO	VDD_IO	
IO low-level input voltage		VIL	0	0.35 x VDD_IO	
Enable inputs high-level input voltage		VIH_EN	1.365	VDD_IO	
Enable inputs low-level input voltage		VIL_EN	0	0.4	
High-level output voltage	@ 4 mA	VOH	VDD_IO -0.45	VDD_IO	
	@ 1 mA		VDD_IO -0.112	VDD_IO	
	@ 0.3 mA		VDD_IO -0.033	VDD_IO	
Low-level output voltage	@ 4 mA	VOL	0	0.45	ns
	@ 1 mA		0	0.112	
	@ 0.09 mA		0	0.01	
Input transitions time Tr/Tf from 10% to 90% (Digital IO) <sup>(2)</sup>		Tr/Tf	1	10	
Output rise time from 10% to 90% (Digital pins) <sup>(2)</sup>	CL < 25 pF	Tr		5.3	
Output fall time from 10% to 90% (Digital pins) <sup>(2)</sup>	CL < 25 pF	Tf		4.9	
Ambient operating temperature			-40	85	°C
Maximum power dissipation	WLAN operation			2.8	W
	BT operation			0.2	

(1) 4.8V is applicable only for 2.3 years (30% of the time). Otherwise, the maximum VBAT should not exceed 4.3V.

(2) Applies to all Digital lines except SDIO, UART, PCM and slow clock lines

#### **4.1.3. External Slow Clock Input (SLOW\_CLK)**

The supported digital slow clock is 32.768 kHz digital (square wave).

Parameter	Condition	Sym	Min.	Typ.	Max.	Units
Input slow clock Frequency				32.768		KHz
Input slow clock accuracy (Initial + temp + aging)	WLAN, BT				+/-250	ppm
Input Transition time Tr/Tf - 10% to 90%		Tr/Tf			100	ns
Frequency input duty Cycle			15	50	85	%
Input Voltage Limits	Square Wave, DC-coupled	Vih	0.65xVDD_IO		VDD_IO	Vpeak
		Vil	0		0.35xVDD_IO	
Input Impedance			1			MΩ
Input Capacitance					5	pF

#### **4.1.4. External Fast Clock Requirements (-40 to +85°C)**

Parameter	Condition	Min.	Typ.	Max.	Unit
Frequency			26		MHz
Frequency Accuracy	Short term (voltage and temp. effect)			± 20	ppm
	Long term (including aging)			± 20	
Input voltage limits (TCXO_CLK_IN)	Sine wave/ clipped sine wave, ac-coupled	0.2		1.4	Vp-p
Input impedance	Input resistance	20			KΩ
	Input capacitance			2.5	pF
Power-up time <sup>(1)</sup>				5	ms
Phase noise 2.4GHz for 26MHz, 20MHz SISO	Measured at 1 KHz offset			-123.4	dBc/Hz
	Measured at 10 KHz offset			-133.4	dBc/Hz
	Measured at 100 KHz offset			-138.4	dBc/Hz
Phase noise 2.4GHz for 26MHz, 40MHz SISO	Measured at 1 KHz offset			-128.4	dBc/Hz
	Measured at 10 KHz offset			-135.4	dBc/Hz
	Measured at 100 KHz offset			-139.9	dBc/Hz

(1) Power-up time is calculated from the time CLK\_REQ\_OUT asserted till the time the TCXO\_CLK amplitude is within voltage limit specified above and TCXO\_CLK frequency is within 0.1 ppm of final steady state frequency.

## 4.2. WLAN RF Performance

### 4.2.1. WLAN 2.4-GHz Receiver Characteristics

Parameter	Condition	Min	Typ	Max	Units
Operation frequency range		2412		2484	MHz
Sensitivity 20MHz Bandwidth At < 10% PER limit	1 Mbps DSSS		-96.3	-93.4	dBm
	2 Mbps DSSS		-93.2	-90.5	
	5.5 Mbps CCK		-90.6	-87.9	
	11 Mbps CCK		-87.9	-85.7	
	6 Mbps OFDM		-92	-89.2	
	9 Mbps OFDM		-90.4	-87.7	
	12 Mbps OFDM		-89.5	-86.8	
	18 Mbps OFDM		-87.2	-84.5	
	24 Mbps OFDM		-84.1	-81.4	
	36 Mbps OFDM		-80.7	-78	
	48 Mbps OFDM		-76.5	-73.8	
	54 Mbps OFDM		-74.9	-72.4	
	MCS0 MM 4K		-90.4	-87.4	
	MCS1 MM 4K		-87.6	-84.9	
Max Input Level At < 10% PER limit	MCS2 MM 4K		-85.9	-83.2	dBm
	MCS3 MM 4K		-82.8	-80.1	
	MCS4 MM 4K		-79.4	-76.7	
	MCS5 MM 4K		-75.2	-72.5	
	MCS6 MM 4K		-73.5	-70.8	
	MCS7 MM 4K		-72.4	-69.7	
	MCS0 MM 4K 40MHz		-87.4	-82.7	
	MCS7 MM 4K 40MHz		-69	-65.5	
	OFDM(11g/n)	-21.8	-11.8		dBm
	CCK	-6.8	-2.8		
Adjacent channel rejection Sensitivity level +3dB for OFDM, Sensitivity level +6dB for 11b	2Mbps DSSS	42.7			dBm
	11Mbps CCK	37.9			
	54Mbps OFDM	2.0			
LO Leakage			-80		dBm
PER Floor			1.0	2.0	%

#### 4.2.2. WLAN 2.4-GHz Transmitter Power

Parameter	Condition	Min	Typ	Max	
Output Power	1 Mbps DSSS	15	17	–	dBm
- Maximum RMS output power measured at 1dB from IEEE spectral mask or EVM	2 Mbps DSSS	15	17	–	
	5.5 Mbps CCK	15	17	–	
	11 Mbps CCK	15	17	–	
	6 Mbps OFDM	15	17	–	
	9 Mbps OFDM	15	17	–	
	12 Mbps OFDM	15	17	–	
	18 Mbps OFDM	15	17	–	
	24 Mbps OFDM	14	16.2	–	
	36 Mbps OFDM	13.1	15.3	–	
	48 Mbps OFDM	12.4	14.6	–	
	54 Mbps OFDM	11.8	13.8	–	
	MCS0 MM	13.9	16.1	–	
	MCS1 MM	13.9	16.1	–	
	MCS2 MM	13.9	16.1	–	
	MCS3 MM	13.9	16.1	–	
	MCS4 MM	13.3	15.3	–	
	MCS5 MM	12.4	14.6	–	
	MCS6 MM	11.8	13.8	–	
	MCS7 MM	10.6	12.6	–	
	MCS0 MM 40MHz	12.3	14.8	–	
	MCS7 MM 40MHz	10.2	12.2	–	
Output power accuracy		-1.5		+1.5	dB
Output power resolution			0.125		dB
Operation frequency range		2412		2484	MHz
Return loss			-10		dB
Reference input impedance			50		Ω

## 4.3. Bluetooth RF Performance

### 4.3.1. BT Receiver Characteristics, In-Band Signals

Parameter	Condition		Min	Typ	Max	BT Spec	Units
BT BR, EDR operation frequency range			2402		2480		MHz
BT BR, EDR channel spacing				1			MHz
BT BR, EDR input impedance				50			Ω
BT BR, EDR sensitivity <sup>(1)</sup> Dirty TX on	BR, BER = 0.1%		-88.7	-92.2		-70	dBm
	EDR2, BER = 0.01%		-87.7	-91.7		-70	
	EDR3, BER = 0.01%		-80.2	-84.7		-70	
BT EDR BER floor at sensitivity + 10 dB, dirty TX off (for 1,600,000 bits)	EDR2		1e-6			1e-5	
	EDR3		1e-6			1e-5	
BT BR, EDR maximum useable input power	BR, BER = 0.1%		-7.8			-20	dBm
	EDR2, BER = 0.1%		-12.8			-20	
	EDR3, BER = 0.1%		-12.8			-20	
BT BR intermodulation	Level of interferers For n = 3, 4, and 5		-36.0	-30.0		-39	dBm
Numbers show wanted-signal to interfering-signal ratio. Smaller numbers indicate better C/I performances (Image frequency = -1MHz)	BR, Co-channel			8.0	10.0	11	dB
	EDR, Co-channel	EDR2		9.5	12.0	13	
		EDR3		16.5	20.0	21	
	BR, adjacent ±1 MHz			-10.0	-3.0	0	
	EDR, adjacent ±1 MHz, (image)	EDR2		-10.0	-3.0	0	
		EDR3		-5.0	2.0	5	
	BR, adjacent +2 MHz			-38.0	-33.0	-30	
	EDR, adjacent +2 MHz,	EDR2		-38.0	-33.0	-30	
		EDR3		-38.0	-28.0	-25	
	BR, adjacent -2 MHz			-28.0	-20.0	-20	
	EDR, adjacent -2 MHz	EDR2		-28.0	-20.0	-20	
		EDR3		-22.0	-13.0	-13	

	BR, adjacent $\geq \pm 31$ MHz			-45.0	-42.0	-40	
EDR, adjacent $\geq \pm 31$ MHz	EDR2			-45.0	-42.0	-40	
	EDR3			-44.0	-36.0	-33	
BT BR, EDR RF return loss				-10.0			dB

(1) Sensitivity degradation up to -3dB may occur due to fast clock harmonics with dirty TX on.

#### 4.3.2. BT Receiver Characteristics – General Blocking

Parameter	Condition	Min	Typ	BT spec	Units
Blocking performance over full range, according to BT specification <sup>(1)</sup>	30-2000 MHz	-6		-10	dBm
	2000-2399 MHz	-6		-27	
	2484-3000 MHz	-6		-27	
	3-12.75 GHz	-6		-10	

1) Exceptions taken out of the total 24 allowed in the BT spec.

#### 4.3.3. BT Receiver Characteristics – BR, EDR Blocking Per Band

Parameter	Band	Min	Typ	Units
Blocking performance for various cellular bands  Hopping on.  Wanted signal: -3dB from sensitivity, with modulated continuous blocking signal.  BER = 0.1% for BT BR, 0.01% for BT EDR.  PER = 1%	776-794 MHz (CDMA)	-17	-12	dBm
	824-849 MHz (GMSK) <sup>(1)</sup>	-8	-3	
	824-849 MHz (EDGE) <sup>(1)</sup>	-16	-11	
	824-849 MHz (CDMA, QPSK) <sup>(1)</sup>	-17	-12	
	880-915 MHz (GMSK)	-19	-14	
	880-915 MHz (EDGE)	-20	-15	
	1710-1785 MHz (GMSK)	-9	-4	
	1710-1785 MHz (EDGE)	-23	-18	
	1850-1910 MHz (GMSK)	-23	-18	
	1850-1910 MHz (EDGE)	-25	-20	
	1850-1910 MHz (CDMA, QPSK)	-25	-20	
	1850-1910 MHz (WCDMA, QPSK)	-21	-16	

1) Except for frequencies where [3 \* F\_BLOCKER] falls within the BT band (2400-2483.5 MHz)

#### 4.3.4. BT Transmitter, BR

Parameter		Min	Typ	Max	BT Spec	Units
BR RF output power <sup>(1)</sup>	VBAT >= 3V	10.7	12.7			dBm
	VBAT < 3V	5.2	7.2			
BR Gain Control Range			30			dB
BR Power Control Step		2	5	8	2 to 8	
BR Adjacent Channel Power  M-N  = 2 <sup>(2)</sup>			-43.0		≤ -20	dBm
BR Adjacent Channel Power  M-N  > 2 <sup>(2)</sup>			-48.0		≤ -40	

- 1) Values reflect maximum power. Reduced power is available using a vendor-specific (VS) command.  
 2) Assumes 3dB insertion loss on external filter and traces

#### 4.3.5. BT Transmitter, EDR

Parameter		Min	Typ	Max	BT Spec	Units
EDR output power <sup>(1)</sup>	VBAT >= 3V	5.2	7.2			dBm
	VBAT < 3V	3.2	5.2			
EDR relative power		-2		1	-4 to +1	dB
EDR Gain Control Range			30			dB
EDR Power Control Step		2	5	8	2 to 8	dB
EDR Adjacent Channel Power  M-N  = 1 <sup>(2)</sup>			-36	-30	≤ -26	dBc
EDR Adjacent Channel Power  M-N  = 2 <sup>(2)</sup>			-30	-23	≤ -20	dBm
EDR Adjacent Channel Power  M-N  > 2 <sup>(2)</sup>			-42	-40	≤ -40	

- 1) Values reflect maximum power. Reduced power is available using a vendor-specific (VS) command.  
 2) Assumes 3dB insertion loss on external filter and traces.

#### 4.3.6. BT Modulation, BR

Parameter	Condition <sup>(1)</sup>		Performances			BT spec	Units
			Min	Typ	Max		
BR -20dB Bandwidth				925	995	≤1000	kHz
BR modulation characteristics	Δf1avg	Mod data = 4-ones, 4-zeros: 111100001111...	145	160	170	140 to 175	kHz
	Δf2max ≥ limit for at least 99.9% of all Δf2max	Mod data = 1010101...	120	130		> 115	kHz
	Δf2avg / Δf1avg		85	88		> 80	%

BR carrier frequency drift	One slot packet	-25		+25	< ±25	kHz
	Three and five slot packet	-35		35	< ±40	kHz
BR drift rate	Ifk+5 – fkl , k = 0 .... max			15	< 20	kHz/ 50µs
BR initial carrier frequency tolerance <sup>(2)</sup>	f0 – fTX	-25		25	< ±75	kHz

1) Performance figures at maximum power

2) This number is added on top of the reference clock frequency accuracy

#### 4.3.7. BT Modulation, EDR

Parameter <sup>(1)</sup>	Condition	Min	Typ.	Max	BT spec	Units
EDR Carrier frequency stability		-5		5	≤10	kHz
EDR Initial Carrier Frequency Tolerance <sup>(2)</sup>		-25		25	±75	kHz
EDR RMS DEVM	EDR2		4	15	20	%
	EDR3		4	10	13	%
EDR 99% DEVM	EDR2			30	30	%
	EDR3			20	20	%
EDR Peak DEVM	EDR2		9	25	35	%
	EDR3		9	18	25	%

1) Performance figures at maximum power

2) This number is added on top of the reference clock frequency accuracy

#### 4.3.8. BT BR, EDR Transceiver - Emissions

Parameter <sup>(1)</sup>	Condition <sup>(2)</sup>	Performances			Units	
		Min	Typ	Max		
BT out-of-band emission	746-768 MHz (CDMA)	BR, EDR		-151	-143	dBm/Hz
	869-894 MHz (WCDMA, GSM)			-149	-141	dBm/Hz
	925-960 MHz (E-GSM)			-148	-140	dBm/Hz
	1570-1580 MHz (GPS)			-145	-137	dBm/Hz
	1598-1607 MHz (GLONASS) (3)			-145	-137	dBm/Hz
	1805-1880 MHz (DCS, WCDMA)			-141	-133	dBm/Hz
	1930-1990 MHz (PCS)			-139	-131	dBm/Hz

	2110-2170 MHz (WCDMA)	BR		-134	-126	dBm/Hz
		EDR		-129	-121	dBm/Hz
BT harmonics	2nd harmonic			1.5	6	dBm
	3rd harmonic			-4	1	dBm
	4th harmonic			-10	-5.5	dBm

- 1) Meets FCC and ETSI requirements with suitable external filter
- 2) Performance figures at maximum power
- 3) Except for frequencies that corresponds to  $2 * \text{RF\_FREQ}/3$

#### 4.3.9. BT BR Transceiver - Spurs

Parameter <sup>(1)</sup>	Condition <sup>(2)</sup>	Performances			Units	
		Min	Typ	Max		
BT out-of-band spurs	76-108 MHz (FM)	BR		-77	-68	dBm
	746-768 MHz (WCDMA)			-79	-70	dBm
	869-894 MHz (WCDMA, GSM)			-77	-68	dBm
	925-960 MHz (E-GSM)			-77	-67	dBm
	1570-1580 MHz (GPS)			-72	-60	dBm
	1598-1607 MHz (GLONASS) (3)			-74	-58	dBm
	1805-1880 MHz (DCS, WCDMA)			-72	-62	dBm
	1930-1990 MHz (PCS)			-70	-61	dBm
	2110-2170 MHz (WCDMA)			-59	-49	dBm

- 1) Meets FCC and ETSI requirements with suitable external filter
- 2) Performance figures at maximum power
- 3) Except for frequencies that corresponds to  $2 * \text{RF\_FREQ}/3$

#### 4.3.10. BT EDR Transceiver - Spurs

Parameter <sup>(1)</sup>	Condition <sup>(2)</sup>	Performances			Units	
		Min	Typ	Max		
BT out-of-band spurs	76-108 MHz (FM)	EDR		-82	-70	dBm
	746-768 MHz (WCDMA)			-87	-78	dBm
	869-894 MHz (WCDMA, GSM)			-85	-70	dBm
	925-960 MHz (E-GSM)			-84	-74	dBm
	1570-1580 MHz (GPS)			-79	-60	dBm

	1598-1607 MHz (GLONASS) <sup>(3)</sup>			-78	-58	dBm
	1805-1880 MHz (DCS, WCDMA)			-76	-66	dBm
	1930-1990 MHz (PCS)			-74	-65	dBm
	2110-2170 MHz (WCDMA)			-63	-51	dBm

1) Meets FCC and ETSI requirements with suitable external filter

2) Performance figures at maximum power

3) Except for frequencies that corresponds to  $2 * \text{RF\_FREQ} / 3$

## 4.4. BT LE RF Performance

### 4.4.1. BT LE Receiver Characteristics, In-Band Signals

Parameter	Condition <sup>(2)</sup>	Min	Typ	Max	BLE spec	Units
BT LE Operation frequency range		2402		2480		MHz
BT LE Channel spacing			2			MHz
BT LE Input impedance			50			$\Omega$
BT LE Sensitivity <sup>(1)</sup> , Dirty Tx on		-90	-93		$\leq -70$	dBm
BT LE Maximum useable input power		-5			$\geq -10$	dBm
BT LE Intermodulation characteristics	Level of interferers. For $n = 3, 4, 5$	-36	-30		$\geq -50$	dBm
BT LE C/I performance Note: Numbers show wanted signal-to-interfering signal ratio. Smaller numbers indicate better C/I performance. Image = -1MHz	LE, co-channel		8	12	$\leq 21$	dB
	LE, adjacent $\pm 1\text{MHz}$		-5	0	$\leq 15$	
	LE, adjacent +2MHz		-45	-38	$\leq -17$	
	LE, adjacent -2MHz		-22	-15	$\leq -15$	
	LE, adjacent $\geq  \pm 3  \text{MHz}$		-47	-40	$\leq -27$	

1) Sensitivity degradation up to -3dB may occur due to fast clock harmonics.

2) BER of 0.1% corresponds to PER of 30.8% for a minimum of 1500 transmitted packets, according to BT LE test spec

### 4.4.2. BT LE Receiver Characteristics – General Blocking

Parameter	Condition	Min	Typ	Max	BLE spec	Unit
BT LE Blocking performance over full range, according to LE specification <sup>(1)</sup>	30–2000MHz	-15			$\geq -30$	dBm
	2000–2399MHz	-15			$\geq -35$	
	2484–3000MHz	-15			$\geq -35$	

	3–12.75GHz	-15		$\geq -30$	
--	------------	-----	--	------------	--

1) Exceptions taken out of the total 10 allowed for fbf\_1, according to the BT LE Spec

#### 4.4.3. BT LE Transmitter Characteristics

Parameter	Min	Typ	Max	BT LE Spec	Unit
BT LE RF output power <sup>(1)</sup>	Vbat >= 3V	10.5	12.5	$\leq 10$	dBm
	Vbat < 3V	5.0	7.0		
BT LE Adjacent Channel Power $ M-N  = 2$ <sup>(2)</sup>		-51.0	-43	$\leq -20$	dBm
BT LE Adjacent Channel Power $ M-N  > 2$ <sup>(2)</sup>		-54.0	-46	$\leq -30$	

1) To reduce the maximum BLE power, use a VS command. The optional extra margin is offered to compensate for design losses, such as trace and filter losses, and to achieve the maximum allowed output power at system level.

2) Assumes 3dB insertion loss on external filter and traces

#### 4.4.4. BT LE Modulation Characteristics

Parameter	Condition <sup>(1)</sup>	Performances			BT Spec	Units
		Min	Typ	Max		
BT LE modulation characteristics	$\Delta f_{1avg}$	Mod data = 4-ones, 4-zeros: 111100001111...	240	250	260	225 to 275 kHz
	$\Delta f_{2max} \geq$ limit for at least 99.9% of all $\Delta f_{2max}$	Mod data = 1010101...	195	215		$\geq 185$ kHz
	$\Delta f_{2avg} / \Delta f_{1avg}$		85	90		$\geq 80$ %
BT LE carrier frequency drift	$ f_0 - f_{nl} , n = 2, 3, \dots, K$		-25		25	$\leq \pm 50$ kHz
BT LE drift rate	$ f_1 - f_{0l} $ and $ f_n - f_{n-5l} , n = 6, 7, \dots, K$				15	$\leq 20$ kHz/ $50\mu s$
LE initial carrier frequency tolerance <sup>(2)</sup>	$f_n - f_{TX}$		-25		25	$\leq \pm 100$ kHz

1) Performance figures at maximum power

2) This number is added on top of the reference clock frequency accuracy

#### **4.4.5. BT LE Transceiver – Emissions**

See Section 4.3.8, BT BR, EDR Transceiver – Emissions.

#### **4.4.6. BT LE Transceiver - Spurs**

See Section 4.3.9, BT BR Transceiver – Spurs.

## 4.5. POWER CONSUMPTION

### 4.5.1. Shutdown and Sleep Currents

Parameter	Power Supply Current	Typ	Max.	Unit
Shutdown mode All functions shut down.	VBAT VIO	10 2	20 5	uA
WLAN sleep mode	VBAT	160	340	
BT sleep mode	VBAT	110	285	

### 4.5.2. Operating Conditions

Parameter	Power Supply Current	Typ	Max.	Unit
Connected IDEL	VBAT	750	960	uA
VBAT <sup>(1)</sup>	VBAT	420	850	mA
VIO <sup>(2)</sup>	VIO	40	450	uA

1) VBAT quoted to max operational TX consumption and periodic calibration current.

2) VIO quoted for operational IO's (WLAN + BT IF) without debug IO.

### 4.5.3. WLAN Power Currents

Parameter	Conditions	Typ (avg) - 25C	Max.	Units
LPM	2.4GHz RX LPM	49	61	mA
Receiver	2.4GHz RX search SISO20	54	66	mA
	2.4GHz RX search SISO40	59	72	mA
	2.4GHz RX 20M SISO 11CCK	56	72	mA
	2.4GHz RX 20M SISO 6OFDM	61	72	mA
	2.4GHz RX 20M SISO MCS7	65	77	mA
	2.4GHz RX 40MHz MCS7	77	90	mA
Transmitter	2.4GHz TX 20M SISO 6OFDM 16dBm	285	374	mA
	2.4GHz TX 20M SISO 11CCK 16dBm	273	357	mA
	2.4GHz TX 20M SISO 54OFDM 12.8dBm	247	328	mA
	2.4GHz TX 20M SISO MCS7 11.6dBm	238	321	mA
	2.4GHz TX 40M SISO MCS7 11.2dBm	243	329	mA

#### 4.5.4. Bluetooth Currents

Current measurements are done at the following output power: BR at 12.5dBm, EDR at 7dBm.

<b>Use Case <sup>(1)</sup></b>	<b>Typ</b>	<b>Units</b>
BR Voice HV3 + sniff	11.6	mA
EDR Voice 2-EV3 no retrans. + sniff	5.9	mA
Sniff 1 attempt 1.28s	178	uA
EDR A2DP EDR2 (master). SBC high quality – 345Kbs	10.4	mA
EDR A2DP EDR2 (master). MP3 high quality – 192Kbs	7.5	mA
Full throughput ACL RX: RX-2DH5 <sup>(2) (3)</sup>	18	mA
Full throughput BR ACL TX: TX-DH5 <sup>(3)</sup>	50	mA
Full throughput EDR ACL TX: TX-2DH5 <sup>(3)</sup>	33	mA
Page or inquiry 1.28s/11.25ms	253	uA
P&I Scan (P=1.28/I=2.56)	332	uA

1) BT role in all scenarios is Slave, except for A2DP

2) ACL RX has same current in all modulations

3) Full throughput assumed data transfer in one direction

#### 4.5.5. Bluetooth LE Currents

All current measurements are done at output power of 8dBm

<b>Use Case</b>	<b>Typ</b>	<b>Units</b>
Advertising, non-connectable <sup>(1)</sup>	131	uA
Advertising, discoverable <sup>(1)</sup>	143	uA
Scanning <sup>(2)</sup>	266	uA
Connected, master role, 1.28sec conn. Interval <sup>(3)</sup>	124	uA
Connected, slave role, 1.28sec conn. Interval <sup>(3)</sup>	132	uA

1) Advertising in all 3 channels, 1.28sec advertising interval, 15 Bytes advertise data.

2) Listening to a single frequency per window, 1.28sec scan interval, 11.25msec scan window.

3) Zero Slave connection latency Empty Tx/Rx LL packets.

## 5. HOST INTERFACE TIMING CHARACTERISTICS

The following table summarizes the Host Controller interface options. All interfaces operate independently.

WLAN	Shared HCI for all functional blocks except WLAN	BT Voice/Audio
WLAN HS SDIO	Over UART	BT PCM

The device incorporates UART module dedicated to the BT shared-transport Host Controller Interface (HCI) transport layer. The HCI interface is used to transport commands, events and ACL between the Bluetooth device and its host using HCI data packets. This acts as a shared transport for all functional blocks except WLAN.

### 5.1. WLAN SDIO Transport Layer

The SDIO is the host interface for WLAN. The interface between the host and this WLAN module uses an SDIO interface and supports a maximum clock rate of 50MHz.

The Device SDIO also supports the following features of the SDIO V3 specification:

- 4 bit data bus
- Synchronous and Asynchronous In-Band-Interrupt
- Default and High-Speed (50MHz) timing
- Sleep/wake commands

## 5.2. SDIO Timing Specifications

### 5.2.1. SDIO Switching Characteristics – Default Rate




Figure 5-1. SDIO default input timing




Figure 5-2. SDIO default output timing

**Table 5-1. SDIO Default Timing Characteristics<sup>(1)</sup>**

PARAMETER <sup>(2)</sup>		MIN	MAX	UNIT
Fclock	Clock frequency, CLK	0	26	MHz
DC	Low/high duty cycle	40	60	%
tTLH	Rise time, CLK		10	ns
tTHL	Fall time, CLK		10	ns
tISU	Setup time, input valid before CLK↑	3		ns

tIH	Hold time, input valid after CLK↑	2		ns
tODLY	Delay time, CLK↓ to output valid	2.5	14.8	ns
CI	Capacitive load on outputs		15	pF

(1) To change the data out clock edge from the falling edge (default) to the rising edge, set the configuration bit.

(2) Parameter values reflect maximum clock frequency.

### 5.2.2. SDIO Switching Characteristics – High Rate




Figure 5-3. SDIO HS input timing




Figure 5-4. SDIO HS output timing

**Table 5-2. SDIO HS Timing Characteristics**

PARAMETER		MIN	MAX	UNIT
Fclock	Clock frequency, CLK	0	50	MHz
DC	Low/high duty cycle	40	60	%
tTLH	Rise time, CLK		3	ns
tTHL	Fall time, CLK		3	ns
tISU	Setup time, input valid before CLK↑	3		ns
tIH	Hold time, input valid after CLK↑	2		ns
tODLY	Delay time, CLK↓ to output valid	2.5	14	ns
CI	Capacitive load on outputs		10	pF

### 5.3. HCI UART Shared Transport Layers for All Functional Blocks (Except WLAN)

The HCI UART supports most baud rates (including all PC rates) for all fast clock frequencies - up to a maximum of 4 Mbps. After power up the baud rate is set for 115.2 kbps, regardless of fast clock frequency. The baud rate can then be changed by using a VS command. The Device responds with a Command Complete Event (still at 115.2 kbps), after which the baud rate change occurs.

HCI hardware includes the following features:

- Receiver detection of break, idle, framing, FIFO overflow and parity error conditions.
- Receiver Transmitter underflow detection.
- CTS/RTS hardware flow control.
- 4 wires (H4)


The below table lists the UART default settings

**Table 5-3. UART Default Setting**

Parameter	Value
Bit Rate	115.2 kbps
Data Length	8 bits
Stop Bit	1
Parity	None

### 5.3.1. UART 4-Wires Interface – H4


The interface includes four signals: TXD, RXD, CTS and RTS. Flow control between the host and the Device is byte-wise by hardware. ( See Figure 5-5 )



**Figure 5-5. HCI UART Connection**

When the UART RX buffer of the device passes the flow-control threshold, the buffer sets the UART\_RTS signal high to stop transmission from the host. When the UART\_CTS signal is set high, the device stops transmitting on the interface. If HCI\_CTS is set high in the middle of transmitting a byte, the device finishes transmitting the byte and stops the transmission.

### 5.4. UART Timing Specifications




**Figure 5-6. UART Timing Diagram**

**Table 5-4. UART Timing Characteristics**

Characteristic	Condition	Symbol	Min	Typ	Max	Unit
Baud rate			37.5		4364	Kbps
Baud rate accuracy per byte	RX/TX		-2.5		+1.5	%
Baud rate accuracy per bit	RX/TX		-12.5		+12.5	%
CTS low to TX_DATA on		t3	0	2		us

CTS low to TX_DATA off	Hardware flow control	t4			1	Byte
CTS High Pulse Width		t6	1			bit
RTS low to RX_DATA on		t1	0	2		us
RTS high to RX_DATA off	Interrupt set to 1/4 FIFO	t2			16	Bytes



STR-Start bit; D0..Dn - Data bits (LSB first); PAR - Parity bit (if used); STP - Stop bit


**Figure 5-7. UART Data Frame**

## 5.5. Bluetooth Codec-PCM(Audio) Timing Specifications

Figure 5-8 shows the Bluetooth codec-PCM (audio) timing diagram.

Table 5-5 lists the Bluetooth codec-PCM master timing characteristics.

Table 5-6 lists the Bluetooth codec-PCM slave timing characteristics.



**Figure 5-8. PCM Interface Timing**

**Table 5-5. Bluetooth Codec-PCM Master Timing Characteristics**

Parameter	Symbol	Min	Max	Unit
Cycle time	Tclk	166.67 (6.144MHz)	15625 (64 kHz)	ns
High or low pulse width	Tw	35% of Tclk min		
AUD_IN setup time	tis	10.6		
AUD_IN hold time	tih	0		
AUD_OUT propagation time	top	0	15	
AUD_FSYNC_OUT propagation time	top	0	15	
Capacitive loading on outputs	Cl		40	pF

**Table 5-6. Bluetooth Codec-PCM Slave Timing Characteristics**

Parameter	Symbol	Min	Max	Unit
Cycle time	Tclk	81 (12.288MHz)		ns
High or low pulse width	Tw	35% of Tclk min		
AUD_IN setup time	tis	5		
AUD_IN hold time	tih	0		
AUD_OUT propagation time	top	5		
AUD_FSYNC_OUT propagation time	top	0	19	
Capacitive loading on outputs	Cl		40	pF

## 6. CLOCK AND POWER MANAGEMENT

The slow clock is a free-running, 32.768 kHz clock supplied from an external clock source. The clock is connected to the RTC\_CLK pin and is a digital square-wave signal in the range of 0 to 1.8V nominal

### 6.1. Reset-Power-Up System

After VBAT and VIO are fed to the device and while BT\_EN and WL\_EN are deasserted (low), the device is in SHUTDOWN state, during which functional blocks, internal DC-DCs, and LDOs are disabled. The power supplied to the functional blocks is cut off. When one of the signals (BT\_EN or WL\_EN) are asserted (high), a power-on reset (POR) is performed. Stable slow clock, VIO, and VBAT are prerequisites for a successful POR.

### 6.2. WLAN Power-Up Sequence

Figure 6-1 shows the WLAN power-up sequence.




Figure 6-1. WLAN Power-Up Sequence

### 6.3. Bluetooth/BLE Power-Up Sequence

Figure 6-2 shows the Bluetooth/BLE power-up sequence.




Figure 6-2 Bluetooth/BLE power-up sequence

## 7. REFERENCE SCHEMATIC

### 7.1. Module Reference Design




Figure 7-1 Module Reference Schematic

## 8. DESIGN RECOMMENDATIONS

### 8.1. Design Note on Debug Port

- Pin# C6, C4 serve as WLAN and BT debug port, respectively. So test points for these two signals should be reserved for debugging purpose.
- Pin# C11 (WLAN\_IRQ) needs to be pulled high via 10Kohm and use Pin# D11, C7 (WL\_RS232\_RX, WL\_RS232\_TX) as hardware interface to communicate with system platform and TI RTTT test utility for WLAN RF performance test, debug and manufacturing application.

### 8.2. Module Layout Recommendations

Follow these module layout recommendations:

- Digital Signals Layout
  - SDIO signals traces (CMD, D0, D1, D2 and D3) should be routed in parallel to each other and as short as possible. **(Less than 12cm) Besides, every trace length must be the same as the others.**
  - Enough space above 1.5 time trace width or ground shielding between trace and trace will be benefit to make sure signal quality, especially for SDIO\_CLK trace. Remember to keep them away from the other digital or analog signal traces. Adding ground shielding around these bus is recommended.
  - Route trace of SDIO\_CLK at Top layer without vias.
  - SDIO Clock, Audio Clock (PCM\_AUD\_CLK), these digital clock signals are a source of noise. Keep the traces of these signals as short as possible. Whenever possible, maintain a clearance around them.
  - BT\_AUD signals should be rounted in the same group and it's better to rout them at the same layer or confirm them referring to the same reference plane.
- RF Trace & Antenna
  - Keep 50ohm trace impedance.
  - Move all the high-speed traces and components far away from the antenna.
  - Check antenna vendor for the layout guideline and clearance.
- Power Trace
  - Power trace for VBAT should be 20mil wide. 1.8V trace should be 15mil wide, at least.

- Isolate different power traces with Ground plane
- Ground
  - Having a complete Ground and more GND vias under module in layer1 for system stable and thermal dissipation.
  - Have a complete Ground pour in layer 2 for thermal dissipation.
  - Increase the GND pour in the 1st layer, move all the traces from the 1st layer to the inner layers if possible.
  - Move GND vias close to the pad.
- Clocks
  - To avoid adding noise to the clock signal, keep the primary clock away from fast digital switching lines and power traces.
  - It is preferable to keep all clocks between the ground/power layers.
  - Primary TCXO placement
    - To reduce clock drift, place the TCXO far from a heat source on the board.
    - For better thermal mass, ensure good grounding for the TCXO.
    - If the TCXO cannot be placed far from a heat source, add a scratch in the ground layers to isolate the heat spreading toward the TCXO

## 9. PACKAGE INFORMATION

### 9.1. Module Mechanical Outline





Figure 9-1. Module mechanical outline



**Figure 9-2. Module pad dimensions**


\*We recommend adopting the same dimensions listed above for building PCB footprint.

\*\* Pad tolerance as +/- 30um

## 9.2. Ordering Information

Part number:	WG7831-B0
--------------	-----------

### 9.3. Package Marking



**Figure 9-3. Package Marking**

Date Code: **YYWWSSFAX**

**YY** = Digit of the year, ex: 2011=11

**WW** = Week (01~52)

**SS** = Serial number from 01 ~99 match to manufacture's lot number


**F** = Reserve for internal use

**A** = Module version from A to Z

**X** = Chip version

## 9.4. Packaging


### 9.4.1. Tape Specification



<Reel : 1.8K pcs per reel>



<Pizza box : 1 reel per pizza box>

**Product label**


## 10. SMT AND BAKING RECOMMENDATION

### 10.1. Baking Recommendation

- Baking condition :
    - Follow MSL Level 4 to do baking process.
    - After bag is opened, devices that will be subjected to reflow solder or other high temperature process must be
      - a) Mounted within 72 hours of factory conditions <30°C/60% RH, or
      - b) Stored at <10% RH.
    - Devices require bake, before mounting, if Humidity Indicator Card reads >10%
- If baking is required, Devices may be baked for 8 hrs. at 125 °C.

### 10.2. SMT Recommendation

- Recommended Reflow profile :



No.	Item	Temperature (°C)	Time (sec)
1	Pre-heat	D1: 140 ~ D2: 200	T1: 80 ~ 120
2	Soldering	D2: = 220	T2: 60 +/- 10
3	Peak-Temp.	D3: 250 °C max	

Note: (1) Reflow soldering is recommended two times maximum.

(2) Add Nitrogen while Reflow process : SMT solder ability will be better.

- **Stencil thickness :** 0.1~ 0.13 mm (Recommended)
- **Soldering paste (without Pb) :** Recommended SENJU N705-GRN3360-K2-V can get better soldering effects.

## 11. HISTORY CHANGE

Revision	Date	Description
R 0.1	2014/08/28	New Released
R 0.2	2014/09/29	Modify the module thickness from $1.7 \pm 0.05$ mm to $1.63 \pm 0.1$ mm Modify the package marking.
R 0.3	2015/01/05	Separated from WG78XX-B0 series datasheet.
R 0.4	2015/11/17	1. Support to Bluetooth 4.1 2. Remove ANT function of module.
R 0.5	2016/06/22	Corrected 2.2.2 / 2.2.3 Bluetooth 4.1 description.
R 0.6	2017/01/25	Support Bluetooth 4.2.

# X-ON Electronics

Largest Supplier of Electrical and Electronic Components

***Click to view similar products for Multiprotocol Modules category:***

***Click to view products by Jorjin manufacturer:***

Other Similar products are found below :

[9260.NGWG.NV 958867](#) [AX210.NGWG.NV](#) [BM833](#) [ESP32-C3-MINI-1U-H4](#) [ESP32-WROOM-32U-16MB](#) [ESP32-WROOM-32UE](#)  
[ESP32-WROOM-32D-H4](#) [ESP32-WROOM-32U-H4](#) [ESP32-PICO-MINI-02U-N8R2](#) [ESP32-C6-WROOM-1-N4](#) [ESP32-C6-WROOM-1U-N4](#)  
[ESP32-C6-WROOM-1-N8](#) [BE200.NGWG.NV](#) [BE200.NGWG](#) [BE202.NGWG.NV](#) [BE200.NGWG.NVX](#) [AX411.NGWG.NV](#) [AX210.D2WG](#)  
[AX210.NGWG.NVX](#) [AX211.NGWG](#) [EC200UEUAA-N05-TA0AA](#) [SC20ELSATEA-8GB-UGAD](#) [SG560DEUPA-U61-TA0AA](#)  
[AX211.NGWG.NV](#) [ISM43340-M4G-L44-10CF-C6.2.1.11](#) [KG100SABMD](#) [BC40P](#) [S007-PIN254](#) [S007-PIN127](#) [ESP32-C3-12F](#)  
[FC41DAHMD](#) [EWM-W179M201E](#) [ESP32-C6-WROOM-1U-N8](#) [ATWILC3000-MR110CA](#) [RS9113-NBZ-D5W](#) [ATWINC3400-](#)  
[MR210UA122](#) [ESP32-WROOM-32](#) [AMPAK AP12356 WIFI/BT KIT](#) [AIW-154BN](#) [AIW-165BN](#) [AIW-166K1](#) [AIW-166K2](#) [AIW-166K3](#)  
[AIW-166K4](#) [AIW-355 DQ-N01](#) [AIW-355 DQ-C01](#) [EWM-W159M201E](#) [EWM-W192K1](#) [EWM-W192K2](#) [W106C](#)