
IX43425A Dual, One Inverting & One Non-Inverting, Low-Side MOSFET Driver




Features

- Two Independent Drivers, One Inverting and One Non-inverting
- Each Driver Capable of Sourcing and Sinking 5A
- CMOS and TTL Compatible Inputs
- Independent Enable for Each Driver
- 4.5V to 18V Supply Voltage Range
- -40°C to +125°C Extended Operating Temperature Range
- ±2kV ESD Rating (Human Body Model)
- Thermally enhanced 8-pin MSOP and narrow SOIC packages and standard 8-pin narrow SOIC package
- Under Voltage Lockout Circuitry
- Fast Propagation Delays (16ns typical)
- Fast Rise and Fall Times (7ns typical)

Applications

- Switch-Mode Power Supplies
- DC-DC Converters
- Motor Controllers
- Power Inverters

IX4342 Functional Block Diagram



Description







The IX4342 is a dual, high current, low side gate driver with one inverting and one non-inverting input. With a maximum voltage rating of 18V, each of the two outputs is capable of sourcing and sinking 5A of peak current. For higher current applications, the two independent outputs can be paralleled. Fast propagation delay times (16ns typical) with fast rise and fall times (7ns typical) make the IX4342 well suited for high frequency applications.

The inputs are TTL and CMOS logic compatible and each driver has a dedicated Enable function. Under Voltage Lock Out (UVLO) circuitry prevents the driver outputs from going high until sufficient supply voltage is available. An internal pull up resistor at $\overline{\text{INA}}$ and pull down resistor at INB prevent the outputs from going high whenever the inputs are floating (open).

The IX4342 is available in a standard 8-pin narrow SOIC and thermally enhanced 8-pin MSOP and narrow SOIC packages.

Ordering Information

Part #	Description
IX4342N	8-pin Narrow SOIC (100/tube)
IX4342NTR	8-pin Narrow SOIC (4000/reel)
IX4342NE	8-pin Narrow SOIC, exposed thermal pad (100/tube)
IX4342NETR	8-pin Narrow SOIC, exposed thermal pad (4000/reel)
IX4342UE	8-pin MSOP, exposed thermal pad (80/tube)
IX4342UETR	8-pin MSOP, exposed thermal pad (5000/reel)




1	Spe	ecifications
	1.1	Package Pinout
	1.2	Logic Table
	1.3	Pin Definitions
	1.4	Absolute Maximum Ratings
		Recommended Operating Conditions
		Electrical Characteristics
		Switching Characteristics
		Thermal Characteristics
2	Per	formance Data
3	Ma	nufacturing Information
9		Moisture Sensitivity
		ESD Sensitivity.
		Soldering Profile
		Board Wash
		Mechanical Dimensions.
	3.3	3.5.1 IX4342N 8-Pin Narrow SOIC
		3.5.2 IX4342NE 8-Pin Narrow SOIC with Exposed Bottom Side Pad
		3.5.3 IX4342NTR & IX4342NETR Tape & Reel Dimensions
		·
		3.5.4 IX4342UE 8-Pin MSOP with Exposed Bottom Side Pad
		3.5.5 IX4342UETR Tape & Reel Dimensions



1 Specifications

1.1 Package Pinout



1.2 Logic Table

ĪNA	ENA	INB	ENB	UVLO ²	OUTA
0	11				1
1 ¹	1'			0	0
X	0	_ ^	_ ^		0
X	Х			1	0

ĪNA	ENA	INB	ENB	UVLO ²	OUTB
X		01	11		0
	X	1		0	1
		X	0		0
		X	Х	1	0

Notes:

1.3 Pin Definitions

Pin	Name	Description					
1	ENA	ENA Enable input for Channel A. ENA=1 (or floating) enables INA control of OUTA. ENA=0 forces OUTA low.					
2	2 INA Channel A inverting logic input with internal pull up to V _{CC} .						
3	GND	Ground					
4	INB	Channel B non-inverting logic input with internal pull down to GND.					
5	OUTB	Channel B gate drive output.					
6	V _{CC}	Supply voltage.					
7	OUTA	Channel A gate drive output.					
8	ENB	Enable input for Channel B. ENB = 1 (or floating) enables INB control of OUTB. ENB = 0 forces OUTB low.					

It is highly recommended the exposed bottom side pad (not shown) of the IX4342NE and IX4342UE be connected to GND (Pin 3). It may be left floating but must not be connected to any other net and is not intended to carry current.

1.4 Absolute Maximum Ratings

Parameter	Cumhal	V	Units	
Parameter	Symbol	Minimum	Maximum	Units
Supply voltage	V _{CC}	-0.3	20	
Input voltage (INA, INB, ENx)	V _{IN}	-0.3	V _{CC} +0.3	V
Output voltage (OUTx)	V _{OUT}	-0.3	V _{CC} +0.3	
Output current (OUTx)	Гоит	-	±5	А
ESD rating (Human Body Model)	V _{ESD}	-	±2	kV
Junction temperature	T _J	-55	+150	°C
Storage temperature	T _{STG}	-65	+150	

Absolute maximum electrical ratings are at 25°C.

Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.



¹ Or floating (open)

UVLO = 0 - Drivers available
 UVLO = 1 - Both drivers are disabled
 UVLO is common to both drivers

1.5 Recommended Operating Conditions

Parameter	Symbol	Val	ue	Units
raiailletei	Syllibol	Minimum	Maximum	Oilles
Supply voltage	V _{CC}	4.5	18	
Input voltage (INA, INB, ENx)	V _{IN}	0	V _{CC}	V
Output voltage (OUTx)	V _{OUT}	0	V _{CC}	
Switching frequency	f _{IN}	-	1	MHz
Ambient temperature	T _A	-40	+125	•C

1.6 Electrical Characteristics

Unless otherwise noted, $V_{CC} = 12V$, and $-40^{\circ}C \le T_{A} \le +125^{\circ}C$.

Typical values are characteristic of the device at $T_A = 25^{\circ}$ C and are the result of engineering evaluations. They are provided for informational purposes only and are not part of the manufacturing testing requirements.


Dougrapher	Conditions	Comphal		Value		I Imit-
Parameter	Conditions	Symbol	Minimum	Typical	Maximum	Units
Supply						
Supply current	OUTA = OUTB = Open	I _{cc}	-	1.4	2.5	mA
Under Voltage Lockout (UVLO)						
UVLOThreshold	V _{CC} rising	V _{CCUV_th(r)}	3.5	3.85	4.2	
OVEO Mileshold	V _{CC} falling	V _{CCUV_th(f)}	3.1	3.3	3.5	V
UVLO Hysteresis	-	V _{CCUV_hys}	0.2	0.5	-	
Logic Inputs (INA, INB, ENx)				,	,	
Input voltage						
Logic low		V _{IL}	-	-	0.8	
Logic high	-	V _{IH}	2.5	-	-	V
Hysteresis		V_{l_hys}	0.2	0.5	-	
Input pull-up resistance (INA, ENx)		R _{IN}	-	95	130	kΩ
Input pull-down resistance (INB)	-					
Driver Outputs (OUTx)						
0 1-11-11-11-11-11-11-11-11-11-11-11-11-1	I _{OUT} = -100mA, T _J = 25°C	D	-	1	1.5	
Output high on-resistance	I _{OUT} = - 100mA	R _{OH}	-	-	1.8	
Outsut law as resistance	I _{OUT} = 100mA, T _J = 25°C	D	-	0.6	1.1	Ω
Output low on-resistance	I _{OUT} =100mA	R _{OL}	-	-	1.4	





1.7 Switching Characteristics

 $Unless \ otherwise \ noted, \ V_{CC} = 12V, \ V_{INL} = 0V, \ V_{INH} = 5V, \ f_{IN} = 100kHz, \ D = 50\%, \ C_L = 1.8nF, \ and \ -40°C \le T_A \le +125°C.$

Parameter	Conditions	Comple of		Value		Units
Parameter	Conditions	Symbol	Minimum	Typical	Maximum	Units
Input propagation delay	V _{EN} =V _{CC}					
Low to high		t _{pLH}	5	16	30	
High to low		t _{pHL}	5	15	30	
Matching	Matching A to B	t _{pM}	-5	-	5	
Enable propagation delay	$V_{\overline{INA}} = 0V, V_{INB} = V_{CC}$					200
Low to high		t _{EN_pLH}	5	16.25	30	ns
High to low		t _{EN_pHL}	5	15.4	30	
Matching	Matching A to B	t _{EN_pM}	-5	-	5	
Rise time	-	t _r	-	7	15	
Fall time	-	t _f	-	7	15	








1.8 Thermal Characteristics


Parameter	Symbol	Rating	Units
IX4342N Thermal Impedance, Junction to Ambient	θ_{JA}	120	
IX4342NE Thermal Impedance, Junction to Ambient	θ_{JA}	85	
IX4342NE Thermal Impedance, Junction to Case	θ_{JC}	10	°C/W
IX4342UEThermal Impedance, Junction to Ambient	θ_{JA}	40	
IX4342UEThermal Impedance, Junction to Case	$\theta_{\sf JC}$	10	





2 Performance Data


Unless otherwise noted, data presented in these graphs is typical of device operation with $V_{CC}=12V$, $ENx=V_{CC}$, and $T_A=25^{\circ}C$.









































3 Manufacturing Information

3.1 Moisture Sensitivity

end end

All plastic encapsulated semiconductor packages are susceptible to moisture ingression. Littelfuse classifies its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard,

IPC/JEDEC J-STD-020, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee proper operation of our devices when handled according to the limitations and information in that standard as well as to any limitations set forth in the information or standards referenced below.

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a Moisture Sensitivity Level (MSL) classification as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

Device	Moisture Sensitivity Level (MSL) Classification
All Versions	MSL 1

3.2 ESD Sensitivity



This product is ESD Sensitive, and should be handled according to the industry standard **JESD-625**.

3.3 Soldering Profile

Provided in the table below is the **IPC/JEDEC J-STD-020** Classification Temperature (T_c) and the maximum dwell time the body temperature of these surface mount devices may be (T_c - 5)°C or greater. The Classification Temperature sets the Maximum Body Temperature allowed for these devices during reflow soldering processes.

Device		Classification Temperature (T _c)	Dwell Time (t _P)	Maximum Reflow Cycles
All Version	ns	260°C	30 seconds	3

3.4 Board Wash

Littelfuse recommends the use of no-clean flux formulations. Board washing to reduce or remove flux residue following the solder reflow process is acceptable provided proper precautions are taken to prevent damage to the device. These precautions include but are not limited to: using a low pressure wash and providing a follow up bake cycle sufficient to remove any moisture trapped within the device due to the washing process. Due to the variability of the wash parameters used to clean the board, determination of the bake temperature and duration necessary to remove the moisture trapped within the package is the responsibility of the user (assembler). Cleaning or drying methods that employ ultrasonic energy may damage the device and should not be used. Additionally, the device must not be exposed to halide flux or solvents.










3.5 Mechanical Dimensions


3.5.1 IX4342N 8-Pin Narrow SOIC



Notes:

- 1. Controlling dimension: millimeters.
- 2. All dimensions are in mm (inches).
- 3. This package conforms to JEDEC Standard MS-012, variation AA, Rev. F. Dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15mm per end.
- 🛕 Dimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
- 6. Lead thickness includes plating.

3.5.2 IX4342NE 8-Pin Narrow SOIC with Exposed Bottom Side Pad




Notes:

- 1. Controlling dimension: millimeters.
- 2. All dimensions are in mm (inches).
- This package conforms to JEDEC Standard MS-012, variation BA, Rev. F.
- 3. This package conforms to JEDEC Standard MS-012, variation BA, Rev. F. Dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15mm per end.
- bimension does not include interlead flash or protrusion. Interlead flash or protrusion shall not exceed 0.25mm per side.
- 6. Lead thickness includes plating.
- It is highly recommended the bottom side exposed pad be connected to GND (Pin 3). It may be left floating but must not be connected to any other net and is not intended to carry current.



INCHES

3.5.3 IX4342NTR & IX4342NETR Tape & Reel Dimensions




Camber in compliance with EIA 481.

- Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.

MILLIMETERS

4. All dimensions in millimeters.


3.5.4 IX4342UE 8-Pin MSOP with Exposed Bottom Side Pad



- 2. JEDEC outline: Thermally enhanced: MO-187 AA-T.
- Dimension D does not include mold flash, protrusions or gate burrs. Mold flash, protrusions or gate burrs shall not exceed 0.15mm per end.
 Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm total in excess of the "b" dimension at maximum material condition. The dambar cannot be located on the lower radius of the foot. Minimum space between protrusion and an adjacent lead shall not be less than 0.07mm.
- 5. D and E1 dimensions are determined at datum [H].
- 6. Lead thickness includes plating.
- 7. It is highly recommended the bottom side exposed pad be connected to GND (Pin 3). It may be left floating but must not be connected to any other net and is not intended to carry current.



3.5.5 IX4342UETR Tape & Reel Dimensions



- 1. 10 sprocket hole pitch cumulative tolerance: ±0.2 (0.008).
- 2. Camber in compliance with EIA 481.
- 3. Pocket position relative to sprocket hole measured as true position of pocket, not pocket hole.



X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Gate Drivers category:

Click to view products by IXYS manufacturer:

Other Similar products are found below:

56956 57.404.7355.5 LT4936 57.904.0755.0 0131700000 LTP70N06 LVP640 5J0-1000LG-SIL LY2-US-AC240 LY3-UA-DC24 LZNQ2-US-DC12 LZP40N10 60100564 60249-1-CUT-TAPE 0134220000 6035 60713816 61161-90 6131-204-23149P 6131-205-17149P 6131-209-15149P 6131-218-17149P 6131-220-21149P 6131-260-2358P 6131-265-11149P CS1HCPU63 6150-5001 CSB4 CSK-38-60006 CSK-38-60008 621A 622-4053LF 6273 M40N08MA-H M55155/29XH06 64-807 65-1930-6 CV500ISB02 M83723/88Y1407N CWD012-2 CWD03-3 CX3225SB16934D0PPSC2 CX5032GB10000D0PPS02 687-772NF1 70.140.1653 70.200.0653.0 703001B01F060 70-3601 706006D02F0601 706210