

EiceDRIVER™ 2EDF72x8G

Dual-channel isolated gate driver ICs in SON-13 4x4 leadless package

Description

EiceDRIVER™ 2EDF72x8G is a dual-channel isolated gate driver IC designed to drive Si MOSFETs and GaN HEMTs. 2EDF72x8G is available in a 13-pin SON package with exposed pads, 1.6 mm input-to-output creepage and 1.2 mm output channel-to-channel creepage.

2EDF72x8G offers optional shoot-through protection (STP) and dead-time control (DTC) functionality; this allows the operation as dual-channel low-side, dual-channel high-side or half-bridge gate driver with a configurable dead-time. With an excellent common-mode transient immunity (CMTI), low part-to-part skew and fast signal propagation, the product is best suited for use in fast-switching power conversion systems.

Features

- Dual-channel isolated gate driver for Si MOSFETs and GaN HEMTs
- 1500 V(RMS) input-to-output isolation (2EDF7268G)
- 300 V(RMS) input-to-output isolation (2EDF7258G)
- 100 V/ns CMTI
- 5 A/9 A output stage
- +9/-5 ns excellent accuracy for the input-to-output propagation delay
- < 2 μ s UVLO recovery time
- 1.2 V output clamping threshold
- 13-pin SON 4x4 mm with ≥ 1.2 mm spacing
- 10 K/W R_{THJB} (exposed pads)


Table 1

Portfolio

Part number	Input-to-output isolation
2EDF7258G	300 V(RMS)
2EDF7268G	1500 V(RMS)

Potential applications

- Server, telecom DC-DC converters
- Low-voltage drives and power tools
- Solar micro inverter, solar optimizer
- Industrial power supply (SMPS, residential UPS)



Product validation

Fully qualified according to JEDEC for industrial applications.




Figure 1 Application diagram

Table 2 **Related evaluation board**

Board name	Gate driver	Power transistor	Short description
EVAL_2EDF7268G_HB	2EDF7268G	BSC600N25NS3G	Half-bridge board with 2EDF7268G gate driver paired with OptiMOS™ BSC600N25NS3G

Table of contents

	Table of contents	3
1	Pin configuration and description	4
2	Functional description	6
2.1	Block diagram	6
2.2	Power supply and Undervoltage Lockout (UVLO)	6
2.2.1	Input supply voltage	6
2.2.2	Output supply voltage	6
2.3	Input stage - INA, INB, ENABLE	7
2.4	Shoot-through protection and configurable dead-time - STP/DTC	7
2.5	Driver outputs	8
2.6	Fast output clamping in UVLO conditions	8
2.7	CT communication and input to output data transmission	9
3	Electrical characteristics	10
3.1	Absolute maximum ratings	10
3.2	Thermal characteristics	11
3.3	Operating range	11
3.4	Electrical characteristics	12
3.4.1	Isolation specifications	16
4	Timing diagrams	18
5	Typical characteristics	22
6	Package	28
6.1	Device numbers and markings	28
6.2	Package SON-13 4x4	28
7	Revision history	31
	Disclaimer	32

1 Pin configuration and description

1 Pin configuration and description




Figure 2 Pin configuration (top side view)

Table 3 Pin description

Pin	Symbol	Description
1	GNDI	Ground primary-side
2	INA	Input signal channel A Logic input with TTL compatible thresholds and internal pull-down resistor
3	INB	Input signal channel B Logic input with TTL compatible thresholds and internal pull-down resistor
4	VDDI	Input-side supply voltage (operating range: 3 V to 17 V)
5	ENABLE	ENABLE input channel A and B (active high) If ENABLE is high, OUTA/OUTB are controlled by INA/INB ENABLE low or left open causes OUTA/OUTB low
6	STP/DTC	Shoot-through Protection and Dead-Time Control If STP/DTC is high or left open, OUTA and OUTB can overlap (STP and DTC disabled). If STP/DTC is connected to GNDI with a resistance R_{DTC} , OUTA and OUTB cannot overlap and a “safe dead-time” can be configured: $t_{dt} [ns] = 10 \times R_{DTC} [k\Omega]$. The allowed R_{DTC} resistance is in the 1.2 k Ω to 100 k Ω range. If STP/DTC is connected to GNDI, OUTA and OUTB cannot overlap (STP only enabled). Connecting capacitors to the DTC pin must be avoided when the DTC functionality is used.
7	NC	No internal connection
8	GNDB	Ground secondary-side channel B
9	OUTB	Output secondary-side channel B Low-impedance output with source and sink capability
10	VDDB	Supply secondary-side channel B (operating range: UVLO to 20 V)
11	GNDA	Ground secondary-side channel A

(table continues...)

1 Pin configuration and description

Table 3 (continued) Pin description

Pin	Symbol	Description
12	OUTA	Output secondary-side channel A Low-impedance output with source and sink capability
13	VDDA	Supply secondary-side channel A (operating range: UVLO to 20 V)

For package drawing details see [Chapter 6](#).

2 Functional description

2 Functional description

2.1 Block diagram

A simplified functional block diagram for EiceDRIVER™ 2EDF72x8G is given in Figure 3.




Figure 3 Block diagram

2.2 Power supply and Undervoltage Lockout (UVLO)

Due to the input-to-output and channel-to-channel isolation, three power domains with independent power management are required. Undervoltage Lockout (UVLO) functions for both input and output supplies ensure a defined startup and robust functionality under all operating conditions.

2.2.1 Input supply voltage

The input die is powered via VDDI and supports a wide supply voltage range from 3 V to 17 V. A ceramic bypass capacitor must be placed between VDDI and GNDI in close proximity to the device; a minimum capacitance of 100 nF is recommended.

Power consumption to some extent, depends on switching frequency, as the input signal is converted into a train of repetitive current pulses to drive the coreless transformer. Due to the chosen robust encoding scheme the average repetition rate of these pulses and thus the average supply current depends on the switching frequency, f_{sw} . However, for $f_{sw} < 500$ kHz this effect is very small.

The Undervoltage Lockout function for the input supply V_{VDDI} ensures that, as long as V_{VDDI} is below UVLO (e.g. in startup), no data is transferred to the output side and the gate driver output is held low (Safety Lock-down at startup). When V_{VDDI} exceeds the UVLO level, the PWM input signal is transferred to the output side. If the output side is ready (not in UVLO condition), the output reacts according to the logic input.

2.2.2 Output supply voltage

The output dies are powered via two independent supply voltages V_{VDDA} and V_{VDDB} (up to 20 V).

Two ceramic bypass capacitors must be placed between VDDA and GNDA and between VDDB and GNDB in close proximity to the device. A minimum capacitance of $20 \times C_{iss}$ (MOSFET input capacitance) is recommended to ensure an acceptable ripple (5% of $V_{VDDA/B}$) on the supply pin.

The minimum supply voltage is set by the Undervoltage Lockout (UVLO) function. The gate-driver output can be switched only if the output supply voltage (V_{VDDA} , V_{VDDB}) exceeds the output-side UVLO. Thus, it can be guaranteed that the switch transistor is not operated if the driving voltage is too low to achieve a complete and

2 Functional description

fast transition to the "on" state. Low driving voltage, in fact, could cause the power MOSFET to enter its saturation (ohmic) region with potentially destructive power dissipation; the output UVLO ensures that the switch transistor always stays within its Safe Operating Area (SOA).

2.3 Input stage - INA, INB, ENABLE

The inputs INA and INB control two independent PWM channels. The input signal is transferred non-inverted to the corresponding gate driver outputs OUTA and OUTB. All inputs are compatible with LV-TTL threshold levels and provide a hysteresis of typically 0.8 V. The hysteresis is independent of the supply voltage V_{VDDI} .

The PWM inputs are internally pulled down to a logic low voltage level (GNDI). In case the PWM-controller signals have an undefined state during the power-up sequence, the gate driver outputs are forced to the "off"-state (low).

If the ENABLE input is at low state, this unconditionally drives both channel outputs to low state regardless of the state of INA or INB.

Table 4 shows the INA, INB, ENABLE driver logic in case of sufficiently high supply voltage. Otherwise the outputs of the driver are determined by the Undervoltage Lockout (UVLO) and Output Active Clamping functionalities as shown in Table 7.

Table 4 Logic table in case of sufficient bias power - INA, INB, ENABLE

Inputs		ENABLE	Supplies	Outputs		Note
INA	INB		V_{VDDI} , V_{VDDA} , V_{Vddb}	OUTA	OUTB	
L	L	H	> $UVLO_{VDDx,on}$ (active)	L	L	–
L	H	H		L	H	–
H	L	H		H	L	–
H	H	H		H	H	DTC/STP pin tied to VDDI or left open
				L	L	DTC/STP pin tied to GNDI or tied to GNDI via R_{DTC}
Left open	Left open	H		L	L	Input pins internally pulled down
x	x	L or left open		L	L	Outputs disabled via ENABLE low

2.4 Shoot-through protection and configurable dead-time - STP/DTC

The shoot-through protection pulls down the outputs OUTA and OUTB when both input signals INA, INB are at high state. Its activation is recommended when the driver is used as half-bridge driver to prevent dangerous shoot-through due to unwanted overlap of INA and INB. A dead-time can be ensured and configured via pin STP/DTC as shown in Table 5.

Table 5 STP/DTC logic table

Conditions on the STP/DTC pin	Shoot-through protection	Configurable dead-time
Tied to VDDI or left open	Disabled	Disabled
Connected to GNDI via resistor R_{DTC}	Enabled	Enabled, $t_{dt} [ns] = 10 \times R_{DTC} [k\Omega]$
Connected to GNDI	Enabled	Disabled

The driver dead-time logic is triggered during the falling edge of an input and delays the rising transition of the other input. The delay is only assigned if the driver configured dead-time is longer than the inputs signals' own dead-time.

2 Functional description

The dead-time can be configured by changing the current fed into the STP/DTC pin via an external resistance according to the formula: $t_{dt} [ns] = 10 \times R_{DTC} [k\Omega]$. It is recommended to use resistors with 1% accuracy in the 1.2 k Ω to 100 k Ω range and to place the resistor close to the DTC pin. Using a resistor outside this recommended range disables the shoot-through protection and dead-time control functionality. Connecting capacitors to the DTC pin must be avoided.




Figure 4 Logic for STP/DTC pin connected to GNDI via resistance R_{DTC}

Table 6 Logic for STP/DTC pin connected to GNDI via resistance R_{DTC}

Condition	STP/DTC logic
A, B	The driver logic assigns the configured dead-time since it is longer than the input signals' dead-time
C, D	The driver logic does not assign the configured dead-time since it is shorter than the input signals' dead-time
E, F	The shoot-through protection pulls down the outputs OUTA, OUTB until one of the outputs goes low. At this point, after the configured driver dead-time, the other output is allowed to go high

2.5 Driver outputs

The rail-to-rail output stage realized with complementary MOS transistors is able to provide a typical 5 A sourcing and 9 A sinking peak current. The low on-resistance coming together with high driving current is particularly beneficial for fast switching of very large MOSFETs. With a R_{on} of $\sim 1 \Omega$ for the sourcing pMOS and $\sim 0.5 \Omega$ for the sinking nMOS transistor the driver can in most applications be considered as a nearly ideal switch. The p-channel sourcing transistor enables real rail-to-rail behavior without suffering from the voltage drop unavoidably associated with nMOS source follower stages.

In case of floating inputs or insufficient supply voltage not exceeding the UVLO thresholds, the driver outputs are actively clamped to the "low" level (GNDA, GNDB).

2.6 Fast output clamping in UVLO conditions

The Undervoltage Lockout (UVLO) ensures that the gate driver output is not operated if the supplies are below the UVLO thresholds. However, this is not sufficient to guarantee that the output of the driver is kept low. Transients or noise in the power stage may pull-up the output node of the driver and the gate voltage causing an unwanted turn-on of the switch; this is particularly critical in system using bootstrapping since, during start-up, the supply of the high-side channel is delayed, while the low-side MOSFET is already switching. In resonant topologies (as LLC), the half-bridge switching node may be pulled up after the turn-off of the low-side switch. When the low-side MOSFET is turned on again, the high-side gate voltage increase induced by dV/dt event cannot be clamped by the driver $R_{DS(on),sink}$ if the bootstrap supply is not yet available.

2 Functional description

With a fast clamping circuit in the output stage, the driver ensure safe operation against output induced overshoots in all UVLO situations. This structure allows fast reaction and effective clamping of the output pins (OUTA, OUTB). The exact reaction time depends on the output supply (V_{VDDA} , V_{Vddb}) and on the output voltage levels; however, already for very low supply levels (~ 1 V), the active output clamp is able to react in some tens of ns.

Undervoltage Lockout together with the output active clamping ensures that the outputs are actively held low in case of insufficient supply voltages.

Table 7 Logic table in case of insufficient bias power - INA, INB, ENABLE

Inputs		ENABLE	Supplies			Outputs	
INA	INB		V_{DDI}	V_{DDA}	V_{DDB}	OUTA	OUTB
X	X	X	$< UVLO_{VDDI,on}$	X	X	L	L
X	X	X	$> UVLO_{VDDI,on}$	$< UVLO_{VDDA,on}$	$< UVLO_{Vddb,on}$	L	L
X	X	X	$> UVLO_{VDDI,on}$	$> UVLO_{VDDA,on}$	$< UVLO_{Vddb,on}$	Follows INA	L
X	X	X	$> UVLO_{VDDI,on}$	$< UVLO_{VDDA,on}$	$> UVLO_{Vddb,on}$	L	Follows INB

2.7 CT communication and input to output data transmission

A coreless transformer (CT) based communication module is used for PWM signal transfer between input and output. A proven high-resolution pulse repetition scheme in the transmitter combined with a watchdog timeout at the receiver side enables recovery from communication fails and ensures safe system shut-down in failure cases.

3 Electrical characteristics

3 Electrical characteristics

The absolute maximum ratings are listed in [Chapter 3.1](#). Stresses beyond these values may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

3.1 Absolute maximum ratings

Table 8 Absolute maximum ratings

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Input-to-output isolation voltage	V_{IO}	–	–	1500	V(RMS)	2EDF7268G
Input-to-output isolation voltage	V_{IO}	–	–	300	V(RMS)	2EDF7258G
Channel-to-channel isolation voltage	$V_{GNDA-GNDB}$	–	–	700	V	
Input supply voltage	V_{VDDI}	-0.3	–	18	V	–
Output supply voltage at pins VDDA, VDDB	V_{VDDA}, V_{VDDB}	-0.3	–	22 ¹⁾	V	–
Voltage at pins INA, INB, ENABLE (DC)	V_{IN}	-0.3	–	18	V	–
Voltage at pins INA, INB, ENABLE (transient)	V_{IN}	-5	–	–	V	transient for 50 ns
Voltage at pin DTC	V_{DTC}	²⁾	–	$V_{VDDI} + 0.3$	V	–
Voltage at pins OUTA, OUTB (DC)	V_{OUT}	-0.3	–	$V_{VDDA/B} + 0.3$	V	–
Voltage at pins OUTA, OUTB (transient)	V_{OUT}	-2	–	$V_{VDDA/B} + 1.5$	V	transient for 200 ns
Reverse current peak at pins OUTA, OUTB	I_{SRC_rev}	-5	–	–	A_{pk}	transient for 500 ns
Reverse current peak at pins OUTA, OUTB	I_{SNK_rev}	–	–	5	A_{pk}	transient for 500 ns
Junction temperature	T_J	-40	–	150	°C	–
Storage temperature	T_{STG}	-65	–	150	°C	–
Soldering temperature	T_{SOL}	–	–	260	°C	reflow ³⁾
ESD robustness all pins (CDM)	V_{ESD_CDM}	–	–	0.5	kV	Charged device model (CDM) ⁴⁾
ESD robustness all pins (HBM)	V_{ESD_HBM}	–	–	2	kV	Human body model (HBM) ⁵⁾

1) Maximum positive supply voltage already complies with derating guidelines.

2) Minimum is given by internal regulation when DTC is operating (DTC pin connected to GND via resistance).

3) According to JEDEC-020E.

4) According to ANSI/ESDA/JEDEC JS-002.

3 Electrical characteristics

5) According to ANSI/ESDA/JEDEC JS-001 (discharging 100 pF capacitor through 1.5 kΩ resistor).

3.2 Thermal characteristics

Thermal characteristics are obtained from simulation with 65 mW applied to the driver input-side and 200 mW applied to any output-channel.

Table 9 Thermal characteristics at $T_A = 25^\circ\text{C}$

Parameter	Symbol	Value for 2s2p ¹⁾		Unit	Note or condition
		without via	with 2 vias ²⁾		
Thermal resistance junction ambient ³⁾	R_{thJA25}	95	46	K/W	–
Thermal resistance junction-case (top) ⁴⁾	R_{thJC25}	47		K/W	–
Thermal resistance junction board ⁵⁾	R_{thJB25}	17	10	K/W	–
Characterization parameter junction-top ⁶⁾	ψ_{thJT25}	5	3	K/W	–
Characterization parameter junction-board ⁶⁾	ψ_{thJB25}	16	10	K/W	–

1) High-K board JEDEC-standard as specified in JESD51-7: four-layers board with 2-oz inner layers copper planes.

2) Two thermal vias with 0.3mm diameter in the exposed pads.

3) Obtained by simulating the 2s2p JESD51-7 board or the 10-layer board in an environment described in JESD51-2a.

4) Obtained by simulating a cold plate test on the package top. No specific JEDEC standard exists, but a close description can be found in the ANSI SEMI standard G30-88.

5) Obtained by simulating the 2s2p JESD51-7 board or the 10-layer board in an environment described in JESD51-8 with a ring cold plate fixture to control the PCB temperature.

6) Estimates the junction temperature in a real system and is extracted from the simulation data for obtaining R_{thJA} , using a procedure described in JESD51-2a (sections 6 and 7).

3.3 Operating range

Table 10 Operating range

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Input supply voltage	V_{VDDI}	3	–	17	V	Min. defined by $UVLO_{VDDI}$

(table continues...)

3 Electrical characteristics

Table 10 (continued) Operating range

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Output supply voltage at pin VDDA and VDDB	V_{VDDA}, V_{VDDB}	4.5	–	20 ¹⁾	V	–
INA, INB, ENABLE	V_{IN}	0	–	17	V	–
Input voltage at pin DTC	V_{DTC}	²⁾	–	V_{VDDI}	V	–
Junction temperature	T_J	-40	–	150 ³⁾	°C	–
Ambient temperature	T_A	-40	–	125	°C	–

1) Maximum positive supply voltage already complies with derating guidelines.

2) Minimum is given by internal regulation when DTC is operating (DTC pin connected to GND via resistance).

3) Continuous operation above 125°C may reduce lifetime.

3.4 Electrical characteristics

Unless otherwise noted, the electrical characteristics are given for $V_{VDDI} = 3.3$ V, $V_{VDDA/B} = 12$ V and no load. Typical values are given at $T_J = 25^\circ\text{C}$. Min. and max., instead, are the lower and upper limits, respectively, within the full operating range.

Table 11 Power supply

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
IVDDI quiescent current	I_{VDDIq}	–	1.67	2.12	mA	no switching
IVDDA/B quiescent current	$I_{VDDA/Bq}$	–	0.62	0.86	mA	OUT = low
IVDDA/B quiescent current	I_{VDDBq}	–	0.76	1.0	mA	OUT = high

Table 12 Undervoltage Lockout VDDI

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Undervoltage Lockout (UVLO) turn-on threshold VDDI	$UVLO_{VDDI,on}$	–	2.85	2.95	V	–
Undervoltage Lockout (UVLO) turn-off threshold VDDI	$UVLO_{VDDI,off}$	2.55	2.7	–	V	–
UVLO threshold hysteresis VDDI	$UVLO_{VDDI,hys}$	0.10	0.15	0.20	V	–

3 Electrical characteristics

Table 13 Undervoltage Lockout VDDA, VDDB

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Undervoltage Lockout (UVLO) turn-on threshold VDDA, VDDB	UVLO _{VDDA,on} UVLO _{VDDB,on}	–	4.2	4.4	V	–
Undervoltage Lockout (UVLO) turn-off threshold VDDA, VDDB	UVLO _{VDDA,off} UVLO _{VDDB,off}	3.7	3.9	–	V	–
UVLO threshold hysteresis VDDA, VDDB	UVLO _{VDDA,hys} UVLO _{VDDB,hys}	0.2	0.3	0.4	V	–

Table 14 Logic inputs INA, INB, ENABLE

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Input voltage threshold for transition LH	V _{INH}	–	2.0	2.36	V	–
Input voltage threshold for transition HL	V _{INL}	0.9	1.2	–	V	–
Input voltage threshold hysteresis	V _{IN_hys}	0.38	0.8	1.2	V	–
High-level input leakage current	I _{IN}	–	22	27	μA	INA/INB pin tied to VDDI
Input pull-down resistor	R _{IN,PD}	–	150	–	kΩ	–

Table 15 Dead-time and shoot-through protection

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Dead-time	t _{dt}	85	100	115	ns	R _{DTC} = 10 kΩ
Dead-time	t _{dt}	255	300	345	ns	R _{DTC} = 30 kΩ
Dead-time	t _{dt}	800	950	1100	ns	R _{DTC} = 100 kΩ ¹⁾
Channel-to-channel dead-time matching tdtA - tdtB	Δt _{dt,Ch-Ch}	–	–	10	ns	R _{DTC} = 10 kΩ
Channel-to-channel dead-time matching tdtA - tdtB	Δt _{dt,Ch-Ch}	–	–	14	ns	R _{DTC} = 30 kΩ
Channel-to-channel dead-time matching tdtA - tdtB	Δt _{dt,Ch-Ch}	–	–	40	ns	R _{DTC} = 100 kΩ ¹⁾

(table continues...)

3 Electrical characteristics

Table 15 (continued) Dead-time and shoot-through protection

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Part-to-part dead-time mismatch	$\Delta t_{dt,p-p}$	–	–	20	ns	$R_{DTC} = 10 \text{ k}\Omega$ ²⁾
Part-to-part dead-time mismatch	$\Delta t_{dt,p-p}$	–	–	55	ns	$R_{DTC} = 30 \text{ k}\Omega$ ²⁾
Part-to-part dead-time mismatch	$\Delta t_{dt,p-p}$	–	–	105	ns	$R_{DTC} = 100 \text{ k}\Omega$ ^{1) 2)}

1) Not verified by production, verified by design/characterization.

2) The parameter gives the difference in the dead-time inserted from different samples under the same conditions, including same ambient temperature.

Table 16 Static output characteristics

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
High-level (sourcing) output resistance	R_{on_SRC}	0.6	0.93	1.6	Ω	$I_{SNK} = 50 \text{ mA}$
Peak sourcing output current	I_{SRC_pk}	–	5	–	A	$C_{LOAD} = 22 \text{ nF}$ ¹⁾
Low-level (sinking) output resistance	R_{on_SNK}	0.2	0.36	0.62	Ω	$I_{SRC} = 50 \text{ mA}$
Peak sinking output current	I_{SNK_pk}		-9	–	A	$C_{LOAD} = 22 \text{ nF}$ ¹⁾
Active output clamp	V_{clamp}	0.79	1.16	1.45	V	$I_{SNK} = 10 \text{ mA}$, V_{DDX} floating and unpowered

1) Not subject to production test - verified by design/characterization.

Table 17 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
INx to OUTx turn-on propagation delay	$t_{PDOn,INx}$	33	38	47	ns	See Figure 5, Figure 6
INx to OUTx turn-off propagation delay	$t_{PDOff,INx}$	30	36	46	ns	See Figure 5, Figure 6
Part-to-part turn-on propagation delay mismatch	$\Delta t_{PDOn,p-p}$	0	–	6	ns	¹⁾

(table continues...)

3 Electrical characteristics

Table 17 (continued) **Dynamic characteristics**

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Part-to-part turn-off propagation delay mismatch	$\Delta t_{PDoff,p-p}$	0	–	8	ns	1)
Channel-to-channel turn-on propagation delay mismatch	$t_{PDon,ChA-ChB}$	-4	0	4	ns	See Figure 7 2)
Channel-to-channel turn-off propagation delay mismatch	$t_{PDoff,ChA-ChB}$	-5.5	-1	3	ns	See Figure 7 2)
Pulse width distortion	t_{PWD}	-5	2	5.5	ns	See Figure 8 3)
Channel turn-off to channel turn-on propagation delay mismatch	t_{DTD}	-7	-2	3	ns	See Figure 9
Rise time	t_{rise}	–	7.5	14	ns	$C_{LOAD} = 1.8 \text{ nF}$, see Figure 10 4)
Fall time	t_{fall}	–	6	11	ns	$C_{LOAD} = 1.8 \text{ nF}$, see Figure 10 4)
Minimum input pulse width that changes output state	t_{PW}	10	17	25	ns	See Figure 11
Input-side start-up time	$t_{START,VDDI}$	–	3.5	5	μs	See Figure 12 4)
Input-side deactivation time	$t_{STOP,VDDI}$	600	750	–	ns	See Figure 12 4)
Output-side start-up time	$t_{START,VDDA/B}$	–	2.5	5	μs	See Figure 13 4)
Output-side deactivation time	$t_{STOP,VDDA/B}$	500	800	–	ns	See Figure 13 4)

- 1) The parameter gives the difference in the propagation delay between different samples switching in the same direction under same conditions, including same ambient temperature; therefore, is an indication of the production spread. The limits given are valid for all channels combination: $t_{PD_ChA} - t_{PD_ChA}$, $t_{PD_ChB} - t_{PD_ChB}$, $t_{PD_ChA} - t_{PD_ChB}$, $t_{PD_ChB} - t_{PD_ChA}$.
- 2) The parameter gives the difference in the propagation delay of channel A and channel B switching in the same direction in the same sample.
- 3) The parameter gives the difference between ON and OFF propagation delay in the same channel (ChA or ChB), in the same sample at same ambient temperature.
- 4) Not subject to production test - verified by design/characterization.

3 Electrical characteristics

Table 18 Thermal shutdown

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Thermal shutdown rising threshold	T_{SHUT_RISE}	–	172	–	°C	¹⁾
Thermal shutdown falling threshold	T_{SHUT_FALL}	–	149	–	°C	¹⁾

¹⁾ Not subject to production test - specified by characterization.

Table 19 Common Mode Transient Immunity (CMTI)

Parameter	Symbol	Values			Unit	Note or condition
		Min.	Typ.	Max.		
Static Common Mode Transient Immunity	$ CM_{Static,H} $	100	–	–	V/ns	$V_{CM} = 1500\text{ V}$; INA, INB tied to V_{DDI} (logic high inputs) ¹⁾
Static Common Mode Transient Immunity	$ CM_{Static,L} $	100	–	–	V/ns	$V_{CM} = 1500\text{ V}$; INA, INB tied to GNDI (logic low inputs) ¹⁾

¹⁾ Minimum slew rate of a common mode voltage that is able to cause a wrong output signal.

3.4.1 Isolation specifications

Table 20 Isolation specifications

Parameter	Symbol	Value	Unit	Note or condition
External nominal input-to-output creepage ¹⁾	CRP	1.6	mm	Shortest distance over package surface from any input pin to any output pin according to IEC 60664-1
External nominal input-to-output clearance ¹⁾	CLR	1.6	mm	Shortest distance in air from any input pin to any output pin according to IEC 60664-1
Comparative tracking index	CTI	< 600 > 400	V	According to DIN EN 60112 (VDE 0303-11)
Material group	–	II	–	According to IEC 60112
Pollution degree	–	II	–	According to IEC 60664-1

¹⁾ Creepage and clearance requirements depend on the application and related end-equipment isolation standard. Care should be taken to keep the required creepage and clearance value on printed-circuit-board level.

3 Electrical characteristics

Table 21 **Output channel-to-channel isolation specifications**

Parameter	Symbol	Value	Unit	Note or condition
External nominal channel-to-channel creepage ¹⁾	CRP _{Ch-Ch}	1.2	mm	Shortest distance over package surface between any output channel A pin and any output channel B pin

1) Creepage and clearance requirements depend on the application and related end-equipment isolation standard. Care should be taken to keep the required creepage and clearance value on printed-circuit-board level.

4 Timing diagrams

4 Timing diagrams

Figure 5 illustrates the input-to-output propagation delays as observed at the capacitively loaded output.




Figure 5 INx to OUTx propagation delays

Figure 6 illustrates the enable-to-output propagation delays as observed at the capacitively loaded output.




Figure 6 ENABLE to OUTx propagation delays

Figure 7 illustrates the channel-to-channel propagation delay mismatch at the unloaded outputs. This parameter is relevant when the channels drive parallel switches as it represents the delay in the two driving signals.




Figure 7 Channel-to-channel INx/EN to OUTx propagation delay mismatch

Figure 8 illustrates the pulse width distortion at the unloaded output. Ideally the width of the input pulse (t_{PW_INx}) equals the width of the output pulse (t_{PW_OUTx}); however, the driver introduces an output pulse distortion t_{PWD} given by the difference between ON and OFF propagation delay.

4 Timing diagrams




Figure 8 Pulse width distortion

Figure 9 illustrates the dead-time distortion at the unloaded outputs. This parameter is relevant in operation with complementary signals, as for the half-bridge driving when a certain dead-time t_{DT_INx} is set on the inputs INA, INB. Ideally the dead-time on the driver output (t_{DT_OUTx}) equals the input dead-time; however, the driver introduces a distortion t_{DTD} given by the difference between the OFF propagation delay of one channel and the ON propagation delay of the other channel.




Figure 9 Dead-time distortion

Figure 10 illustrates the rise and fall time as observed at the capacitively loaded output.




Figure 10 Rise and fall time

Figure 11 illustrates the behavior of the deglitch filter that filters spurious pulses on INA, INB with duration shorter than t_{PWmin} .




Figure 11 Minimum pulse that changes the output state

4 Timing diagrams

Figure 12 illustrates the input-side supply UVLO behavior. It depicts the reaction time to UVLO events when V_{VDDI} crosses the UVLO thresholds during rising or falling transitions (power-up, power-down, supply noise).




Figure 12 V_{VDDI} UVLO behavior, start-up and deactivation time

Figure 13 illustrates the output-side supply UVLO behavior. It depicts the reaction time to UVLO events when $V_{VDDA/B}$ crosses the UVLO thresholds during rising or falling transitions (power-up, power-down, supply noise).




Figure 13 V_{VDDA} , V_{VDDB} UVLO behavior, start-up and deactivation time

Figure 14 illustrates the shoot-through protection and dead-time logic. When enabled, the dead-time is added on top of the turn-off propagation delay if the driver dead-time is longer than the signals' own dead-time.

4 Timing diagrams




Figure 14 **Shoot-through and configurable dead-time**

5 Typical characteristics

5 Typical characteristics

$V_{VDDI} = 3.3\text{ V}$, $V_{VDDA/B} = 12\text{ V}$, $T_A = 25^\circ\text{C}$, $f_{sw} = 1\text{ MHz}$, no load unless otherwise noted








Figure 15 Input-side supply current

5 Typical characteristics

Figure 16 Output-side supply current


5 Typical characteristics

Figure 17 Input voltage thresholds and Undervoltage Lockout

5 Typical characteristics

Figure 18 Typical output static characteristics


5 Typical characteristics



Typical input-to-output propagation delay vs. temperature



Typical channel-to-channel propagation delay mismatch vs. temperature



Typical ENABLE-to-output propagation delay vs. temperature

Figure 19 Typical propagation delays

5 Typical characteristics




Figure 20 **Typical Dead-time**

6 Package

6 Package

6.1 Device numbers and markings

Table 22 Device numbers and markings

Part number	Orderable part number (OPN)	Device marking
2EDF7268G	2EDF7268GXTMA1	2EDF7268
2EDF7258G	2EDF7258GXTMA1	2EDF7258

6.2 Package SON-13 4x4




Figure 21 SON-13 4x4 Outline dimensions

6 Package




Figure 22 SON-13 4x4 Footprint dimensions

6 Package




Figure 23 SON-13 4x4 packing

Green Product (RoHS-compliant)

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a Green Product. Green Products are RoHS-compliant (Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Further information on packages

<https://www.infineon.com/packages>

7 Revision history

7 Revision history

Document version	Date of release	Description of changes
Rev. 1.1	2026-02-17	- Updated package packing drawing in Figure 23. - Removed V_{IOWM} parameter and removed footnote in CTI, material group and pollution degree parameters in Table 20.
Rev.1.0	2025-10-27	Initial release

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [Gate Drivers](#) category:

Click to view products by [Infineon](#) manufacturer:

Other Similar products are found below :

[57.404.7355.5](#) [LY2-US-AC240](#) [LY3-UA-DC24](#) [LZNQ2-US-DC12](#) [60100564](#) [60713816](#) [CS1HCPU63](#) [6150-5001](#) [621A](#) [CT-6EP5K](#)
[OHM\(502\)](#) [6273](#) [CV500ISB02](#) [M83723/88Y1407N](#) [70.140.1653](#) [7301KZGI](#) [MCH3307-TL-E](#) [MCH5809-TL-E](#) [MCH5815-TL-E](#)
[MCH6306-TL-E](#) [MCH6424-TL-E](#) [MCH6616-TL-E](#) [745-3](#) [F39-JA1A](#) [7520-8](#) [7708-15](#) [804001A15M170](#) [MIH202548AH-25.000MHZ-T](#)
[804006B02M020](#) [MINICCM8](#) [MJ3P-UA-DC12](#) [MK2EPN-UA-AC24](#) [MK3EP-UA-DC24](#) [813-T](#) [MM5](#) [FP102-TL-E](#) [FP210-TL-E](#) [MP2P-](#)
[DC24](#) [FSS145-TL-E](#) [FSS163-TL-E](#) [FSS173-TL-E](#) [FSS262-TL-E](#) [FTD1011-TL-E](#) [8R4000A18M010](#) [910235](#) [911850](#) [G2R-112S-V-US-](#)
[AC24](#) [G2U-112P-US-DC12](#) [G5D-11423-T-US-12VDC](#) [G7G-1A2-CF-DC12](#) [G8P-1111P-US-DC6](#)