

Features

- Compatible with all I²C bidirectional data transfer protocol
- Memory array:
 - 8K bits (1024 X 8) of EEPROM
 - Page size: 16 bytes
- Single supply voltage and high speed:
 - 1 MHz

Random and sequential Read modes


- Write:
 - Byte Write within 3 ms
 - Page Write within 3 ms
 - Partial Page Writes Allowed

- Write Protect Pin for Hardware Data Protection
- Schmitt Trigger, Filtered Inputs for Noise Suppression
- High-reliability
 - Endurance: 1 Million Write Cycles
 - Data Retention: 100 Years
- Enhanced ESD/Latch-up protection
 - HBM 5000V
 - 8-lead PDIP/SOP/TSSOP/ UDFN/SOT23-5 and TSOT23-5 packages

Description

- The BL24C08F provides 8192 bits of serial electrically erasable and programmable read-only memory (EEPROM), organized as 1024 words of 8 bits each.
- The device is optimized for use in many industrial and commercial applications where low-power and low-voltage operation are essential.

Pin Configuration





Pin Descriptions

| Pin Name | Туре | Functions |
|----------|------|--------------------|
| A2 | Ι | Address Inputs |
| SDA | I/0 | Serial Data |
| SCL | I | Serial Clock Input |
| WP | I | Write Protect |
| GND | Р | Ground |
| Vcc | Р | Power Supply |

Table 1

Block Diagram




Figure 1



DEVICE/PAGE ADDRESSES (A2): The A2 pin is device address input that is hard wire for the BL24C08F. Only two 8K devices may be addressed on a single bus system (device addressing is discussed in detail under the Device Addressing section).

SERIAL DATA (SDA): The SDA pin is bi-directional for serial data transfer. This pin is open-drain driven and may be wire-ORed with any number of other open-drain or open- collector devices.

SERIAL CLOCK (SCL): The SCL input is used to positive edge clock data into each EEPROM device and negative edge clock data out of each device.

WRITE PROTECT (WP): The BL24C08F has a Write Protect pin that provides hardware data protection. The Write Protect pin allows normal read/write operations when connected to ground (GND). When the Write Protection pin is connected to Vcc, the write protection feature is enabled and operates as shown in the following **Table 2**.

| WP Pin Status | BL24C08F |
|---------------|------------------------------|
| At VCC | Full(8K)Array |
| At GND | Normal Read/Write Operations |

Table 2

Functional Description

1. Memory Organization

BL24C08F, 8K SERIAL EEPROM: Internally organized with 64 pages of 16 bytes each, the 8K requires a 10-bit data word address for random word addressing.

2. Device Operation

CLOCK and DATA TRANSITIONS: The SDA pin is normally pulled high with an external device. Data on the SDA pin may change only during SCL low time periods (see Figure 2). Data changes during SCL high periods will indicate a start or stop condition as defined below.




Figure 2. Data Validity



START CONDITION: A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (see **Figure 3**).

STOP CONDITION: A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (see **Figure 3**).




Figure 3. Start and Stop Definition

ACKNOWLEDGE: All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a "0" to acknowledge that it has received each word. This happens during the ninth clock cycle.




Figure 4. Output Acknowledge

STANDBY MODE: The BL24C08F features a low-power standby mode which is enabled: (a) upon power-up;(b) after the receipt of the STOP bit and the completion of any internal operations.

MEMORY RESET: After an interruption in protocol, power loss or system reset, any two-wire part can be reset by following these steps:

- 1. Clock up to 9 cycles.
- 2. Lock SDA high in each cycle while SCL is high.
- 3. Create a start condition.



3. Device Addressing

The 8K EEPROM devices all require an 8-bit device address word following a start condition to enable the chip for a read or write operation (see **Figure 5**)




Figure 5. Device Address

The device address word consists of a mandatory "1", "0" sequence for the first four most significant bits as shown. This is common to all the Serial EEPROM devices.

The 8K EEPROM uses A2 device address bits to allow two devices on the same bus. This bit must be compared to their corresponding hardwired input pins. The A2 pin uses an internal proprietary circuit that biases them to a logic low condition if the pin is allowed to float.

The eighth bit of the device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low.

Upon a compare of the device address, the EEPROM will output a "0". If a compare is not made, the chip will return to a standby state.

DATA SECURITY: The BL24C08F has a hardware data protection scheme that allows the user to write protect the entire memory when the WP pin is at VCC.

4. Write Operations

BYTE WRITE: A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a "0" and then clock in the first 8-bit data word. Following receipt of the 8-bit data word, the EEPROM will output a "0" and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally timed write cycle, tWR, to the nonvolatile memory. All inputs are disabled during this write cycle and the EEPROM will not respond until the write is complete (see **Figure 6**).




Figure 6. Byte Write

PAGE WRITE: The 8K devices are capable of 16-byte page writes. A page write is initiated the same as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges receipt of the first data word, the microcontroller can transmit up to fifteen more

data words. The EEPROM will respond with a "0" after each data word received. The microcontroller must terminate the page write sequence with a stop condition (see **Figure 7**).




Figure 7. Page Write

The data word address lower four bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location. When the word address, internally generated, reaches the page boundary, the following byte is placed at the beginning of the same page. If more than sixteen data words are transmitted to the EEPROM, the data word address will "roll over" and previous data will be overwritten.

ACKNOWLEDGE POLLING: Once the internally timed write cycle has started and the EEPROM inputs are disabled, acknowledge polling can be initiated. This involves sending a start condition followed by the device address word. The read/write bit is representative of the operation desired. Only if the internal write cycle has completed will the EEPROM respond with a "0", allowing the read or write sequence to continue.

5. Read Operations

Read operations are initiated the same way as write operations with the exception that the read/write select bit in the device address word is set to "1". There are three read operations: current address read, random address read and sequential read.

CURRENT ADDRESS READ: The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address "roll over" during read is from the last byte of the last memory page to the first byte of the first page. The address "roll over" during write is from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to "1" is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller does not respond with an input "0" but does generate a following stop condition (see **Figure 8**).




Figure 8. Current Address Read



RANDOM READ: A random read requires a "dummy" byte write sequence to load in the data word address. Once the device address word and data word address are clocked in and acknowledged by the EEPROM, the microcontroller must generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 9**)




Figure 9. Random Read

SEQUENTIAL READ: Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledge. As long as the EEPROM receives an acknowledge, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will "roll over" and the sequential read will continue. The sequential read operation is terminated when the microcontroller does not respond with a "0" but does generate a following stop condition (see **Figure 10**).




Figure 10. Sequential Read



Electrical Characteristics

Absolute Maximum Stress Ratings:

| • | DC Supply Voltage | 0.3V to +6.5V |
|---|--|------------------|
| • | Input / Output Voltage | 0.3V to VCC+0.3V |
| • | Storage Temperature | 65℃ to +150℃ |
| • | Electrostatic pulse (Human Body model) | |

Comments:

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to this device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied or intended. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

DC Electrical Characteristics

Applicable over recommended operating range from (unless otherwise noted):

| BL24C08F | TA =-40°C to +85°C | VCC = +1.7V to +5.5V@400kHz |
|------------|---------------------|-----------------------------|
| BL24C08FE1 | TA =-40°C to +105°C | VCC = +2.5V to +5.5V@1MHz |
| BL24C08FE0 | TA =-40°C to +125°C | CL=100 pF |

| Parameter | Symbol | Min | Тур | Max | Unit | Condition |
|---------------------------|------------------|---------|------|---------|------|---|
| Supply Current VCC=5.0V | Icc1 | - | 0.14 | 0.3 | mΑ | READ at 400KHZ |
| Supply Current VCC=5.0V | Icc2 | - | 0.28 | 0.5 | mΑ | WRITE at 400KHZ |
| Supply Current VCC=5.0V | I _{SB1} | - | 0.03 | 0.5 | μΑ | V _{IN} =V _{CC} or V _{SS} |
| Input Leakage Current | I _{L1} | - | 0.10 | 1.0 | μΑ | VIN=Vcc or Vss |
| Output Leakage Current | Іьо | - | 0.05 | 1.0 | μΑ | Vout=Vcc or Vss |
| Input Low Level | VIL1 | -0.3 | • | Vcc×0.3 | V | Vcc=1.7V to 5.5V |
| Input High Level | V _{IH1} | Vcc×0.7 | • | Vcc+0.3 | ٧ | Vcc=1.7V to 5.5V |
| Output Low Level VCC=1.7V | V _{OL1} | - | - | 0.2 | V | IoL=0.15mA |
| Output Low Level VCC=5.0V | V _{OL2} | - | • | 0.4 | V | IoL=3.0mA |

Table 3

Pin Capacitance

Applicable over recommended operating range from TA = 25°C, f = 1.0 MHz, VCC = +2.5V

| Parameter | Symbol | Min | Тур | Max | Unit | Condition |
|-------------------------------|--------|-----|-----|-----|------|---------------------|
| Input/Output Capacitance(SDA) | Cı/o | - | - | 8 | pF | Vio=0V |
| Input Capacitance(A2,SCL) | CIN | - | - | 6 | pF | V _{IN} =0V |

Table 4



AC Electrical Characteristics

Applicable over recommended operating range from (unless otherwise noted):

| BL24C08F | TA =-40°C to +85°C | VCC = +1.7V to +5.5V@400kHz |
|------------|---------------------|-----------------------------|
| BL24C08FE1 | TA =-40°C to +105°C | VCC = +2.5V to +5.5V@1MHz |
| BL24C08FE0 | TA =-40°C to +125°C | CL=100 pF |

| Parameter | Symbol | 1.7V | '≤Vcc < | 2.5V | 2.5V | '≤Vcc < | 5.5V | Units |
|---|---------------|------|---------|------|------|---------|------|-------------|
| raianetei | Cymbol | Min | Тур | Max | Min | Тур | Max | Offics |
| Clock Frequency,SCL | fscL | - | - | 400 | - | - | 1000 | kHz |
| Clock Pulse Width Low | tLow | 1.3 | - | - | 0.5 | ı | - | μs |
| Clock Pulse Width High | t HIGH | 0.6 | - | - | 0.26 | ı | - | μs |
| Noise Suppression Time | tı | - | - | 50 | - | - | 50 | ns |
| Clock Low to Data Out Valid | t AA | ı | - | 0.9 | - | ı | 0.45 | μs |
| Time the bus must be free before a new transmission can start | t BUF | 1.3 | - | - | 0.5 | - | - | μs |
| Start Hold Time | thd:STA | 0.6 | - | - | 0.25 | - | - | μs |
| Start Setup Time | tsu:sta | 0.6 | - | - | 0.25 | ı | - | μs |
| Data In Hold Time | thd:dat | 0 | - | - | 0 | ı | - | μs |
| Data in Setup Time | tsu:dat | 100 | - | • | 100 | ı | - | ns |
| Input Rise Time(1) | t R | 1 | - | 0.3 | - | ı | 0.12 | μs |
| Input Fall Time(1) | t⊧ | ı | - | 0.3 | • | ı | 0.12 | μs |
| Stop Setup Time | tsu:sto | 0.6 | - | - | 0.25 | - | - | μs |
| Data Out Hold Time | tон | 50 | - | - | 50 | - | - | ns |
| Write Cycle Time | tw R | 1 | 1.9 | 3 | - | 1.9 | 3 | ms |
| 5.0V,25°C,Byte Mode(1) | Endurance | 1M | - | - | 1M | - | - | Write Cycle |

Table 5

1. This parameter is characterized and is not 100% tested.

2. AC measurement conditions: RL (connects to VCC): 1.3 k

Input pulse voltages: 0.3 VCC to 0.7 VCC

Input rise and fall time: 50 ns

Input and output timing reference voltages: 0.5 VCC

The value of RL should be concerned according to the actual loading on the user's system.

Notes:



Bus Timing




Figure 11. SCL: Serial Clock, SDA: Serial Data I/O

Write Cycle Timing




Figure 12. SCL: Serial Clock, SDA: Serial Data I/O


Notes:

The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the internal clear/write cycle.




Package Information


PDIP Outline Dimensions



SOP




TSSOP







UDFN



TSOT23-5



SOT23-5





Marking Diagram

PDIP

BL24C08F YYWW#ZZ SSSSSP

SOP

BL24C08F SSSSSPE0


TSSOP

○ BL24C08F SSSSS E0

UDFN

BLF8 E0 YYWW


SOT23-5/TSOT23-5



| YY | Year |
|-------|-----------------------|
| WW | Week |
| ZZ | assembly house |
| SSSSS | Lot ID |
| E0 | Blank: -40°C to +85°C |
| | E1: -40°C to +105°C |
| | E0: -40°C to +125°C |



Ordering Information



| Device | Package | Shipping (Qty/Packing) |
|----------|----------|------------------------|
| BL24C08F | SOP8 | 2500/Tape &Reel |
| BL24C08F | TSSOP8L | 3000/Tape &Reel |
| BL24C08F | UDFN | 3000/Tape &Reel |
| BL24C08F | TSOT23-5 | 3000/Tape &Reel |
| BL24C08F | SOT23-5 | 3000/Tape &Reel |



Revision history

| Version 1.00 BL24C08F | |
|--|-----------|
| Initial Version | |
| Version 1.01 BL24C08F | 9/3/2018 |
| Add TSOT23-5 Package information | |
| Modify Text and structure of documents | |
| Version 1.02 BL24C08F | 5/23/2019 |
| Update Package Information | |
| Version 1.03 BL24C08F | 6/5/2019 |
| Correct Pin Configuration Error | |
| Version 1.04 BL24C08F | 8/16/2019 |
| Add SOT23-5 Package Information | |
| Update Operating Ambient Temperature Range Information | |
| Update Ordering Information | |

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for EEPROM category:

Click to view products by Belling manufacturer:

Other Similar products are found below:

718278CB M24C64-WMN6 AT28C256-15PU-ND 444358RB 444362FB BR93C46-WMN7TP EEROMH AT24C256BY7-YH-T
CAT25320YIGT-KK LE2464DXATBG CAS93C66VP2I-GT3 CAT24S128C4UTR S-25C040A0I-I8T1U S-93S66A0S-J8T2UD
N21C21ASNDT3G S-93A66BD0A-K8T2U3 BR25H128NUX-5ACTR BR24G512FVT-5AE2 BR25H256FJ-5ACE2 CAT24C512C8UTR
BR24G1MFVT-5AE2 GT24C04A-2ZLI-TR M95160-DWDW4TP/K CAT24C16WE-GT3 CAT24C512XI FT24C64A-ELR-T FT24C08AKLR-T AT24C02CM/TR AT24C256CM/TR AT24C02CM5/TR AT24C04M5/TR 24C04-HXY 24C32-HXY AT24C02 24C02-HXY
AT24C16D AT24C64 ZD24C02B-SSGMB ZD24C16A-XGMT ZD24C02B-STGMT ZD24C02B-XGMT BL24C16F-RRRC BL24C02FTCRC BL24C02F-SFRC FT24C02A-KNG-T FT24C32A-ELR-T FT24C02A-KLR-T FT24C64A-TLR-T HG24C256MM/TR
HG24C02CM5/TR