

Data Sheet

FEATURES

Low RDS_{ON} of 105 mΩ at 1.8 V Internal output discharge resistor (ADP191) Turn-on slew rate limiting (ADP191) Low input voltage range: 1.1 V to 3.6 V 500 mA continuous operating current Built-in level shift for control logic that can be operated by 1.2 V logic Low 2 µA (maximum) ground current Ultralow shutdown current: <1 µA Ultrasmall 0.8 mm × 0.8 mm, 4-ball, 0.4 mm pitch WLCSP

APPLICATIONS

Mobile phones Digital cameras and audio devices Portable and battery-powered equipment

Logic Controlled, High-Side Power Switches

ADP190/ADP191

TYPICAL APPLICATIONS CIRCUIT



GENERAL DESCRIPTION

The ADP190/ADP191 are high-side load switches designed for operation from 1.1 V to 3.6 V. These load switchs provide power domain isolation for extended power battery life. The devices contain a low on-resistance P-channel MOSFET that supports more than 500 mA of continuous current and minimizes power loss. The low 2 μ A (maximum) of ground current and ultralow shutdown current make the ADP190/ADP191 ideal for battery-operated portable equipment. The built-in level shifter for enable logic makes the ADP190/ADP191 compatible with modern processors and GPIO controllers.

The ADP191 controls the turn-on slew rate of the switch to reduce the input inrush current. The ADP191 also incorporates an internal output discharge resistor to discharge the output capacitance when the ADP191 output is disabled.

Beyond operating performance, the ADP190/ADP191 occupy minimal printed circuit board (PCB) space with an area less than 0.64 mm² and a height of 0.60 mm. It is available in an ultrasmall 0.8 mm \times 0.8 mm, 4-ball, 0.4 mm pitch WLCSP.

Rev. E

Document Feedback

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Features 1
Applications1
Typical Applications Circuit1
General Description1
Revision History 2
Specifications
Timing Diagram 4
Absolute Maximum Ratings5
Thermal Data
Thermal Resistance
ESD Caution5

REVISION HISTORY

2/13—Rev. D to Rev. E
Changes to Logic High Voltage Parameter, Table 1 3
Updated Outline Dimensions

11/10-Rev. C to Rev. D

3/10—Rev. B to Rev. C

Change to Low Input Voltage Range Value...... Throughout

Pin Configuration and Function Descriptions
Typical Performance Characteristics7
Theory of Operation9
Applications Information10
Ground Current10
Enable Feature
Timing 10
Thermal Considerations12
PCB Layout Considerations14
Outline Dimensions
Ordering Guide15

1/10—Rev. A to Rev. B

Added ADP191	Throughout
Changes to Table 1	3
Changes to Table 3	5
Changes to Ordering Guide	
9/09—Rev. 0 to Rev. A	
Changes to Ordering Guide	
1/09—Revision 0: Initial Version	

SPECIFICATIONS

 $V_{\rm IN}$ = 1.8 V, $V_{\rm EN}$ = $V_{\rm IN},\,I_{\rm LOAD}$ = 200 mA, $T_{\rm A}$ = 25°C, unless otherwise noted.

Table 1. ADP190

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
INPUT VOLTAGE RANGE	V _{IN}	$T_{J} = -40^{\circ}C \text{ to } +85^{\circ}C$	1.1		3.6	V
EN INPUT						
EN Input Threshold	V _{EN_TH}	$1.1 \text{ V} \le V_{IN} \le 1.3 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	0.3		1.0	V
		$1.3 \text{ V} < \text{V}_{IN} < 1.8 \text{ V}, \text{T}_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	0.4		1.2	٧
		$1.8 \text{ V} \le \text{V}_{IN} \le 3.6 \text{ V}, \text{T}_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	0.45		1.2	٧
Logic High Voltage	VIH	$1.1 \text{ V} \leq V_{\text{IN}} \leq 1.3 \text{ V}$	1.0			٧
		$1.3 \text{ V} < \text{V}_{\text{IN}} \le 3.6 \text{ V}$	1.2			
Logic Low Voltage	VIL	$1.1 \text{ V} \leq V_{IN} \leq 3.6 \text{ V}$			0.3	٧
EN Input Pull-Down Resistance	Ren			4		MΩ
CURRENT						
Ground Current ¹		$V_{IN} = 3.6 \text{ V}$, VOUT open, $T_J = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$			2	μA
Shutdown Current	I _{OFF}	EN = GND		0.1		μA
		$EN = GND, T_J = -40^{\circ}C \text{ to } +85^{\circ}C$			2	μA
VIN to VOUT RESISTANCE	RDSON					
		$V_{IN} = 3.6 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{ EN} = 1.5 \text{ V}$		80		mΩ
		V _{IN} = 2.5 V, I _{LOAD} = 200 mA, EN = 1.5 V		90		mΩ
		$V_{IN} = 1.8 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{ EN} = 1.5 \text{ V}$		105	130	mΩ
		V _{IN} = 1.5 V, I _{LOAD} = 200 mA, EN = 1.5 V		125		mΩ
		$V_{IN} = 1.2 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{ EN} = 1 \text{ V}$		160		mΩ
VOUTTIME						
Turn-On Delay Time	t _{on_dly}	$I_{LOAD} = 200 \text{ mA}, \text{EN} = 1.5 \text{ V}, C_{LOAD} = 1 \mu\text{F}$		5		μs
Turn-On Delay Time	ton_dly	$V_{IN} = 3.6 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{ EN} = 1.5 \text{ V}, C_{LOAD} = 1 \mu\text{F}$		1.5		μs

¹ Ground current includes EN pull-down current.

Table 2. ADP191

Parameter	Symbol	Test Conditions	Min	Тур	Мах	Unit
INPUT VOLTAGE RANGE	V _{IN}	$T_J = -40^{\circ}C \text{ to } +85^{\circ}C$	1.1		3.6	٧
EN INPUT						
EN Input Threshold	$V_{\text{EN}_{\text{TH}}}$	$1.1 \text{ V} \le V_{IN} \le 1.3 \text{ V}, T_J = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	0.3		1.0	٧
		$1.3 \text{ V} < \text{V}_{IN} < 1.8 \text{ V}, \text{T}_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	0.4		1.2	V
		$1.8 \text{ V} \le \text{V}_{IN} \le 3.6 \text{ V}, \text{T}_{J} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C}$	0.45		1.2	٧
Logic High Voltage	VIH	$1.1 \text{ V} \le \text{V}_{\text{IN}} \le 3.6 \text{ V}$	1.1			V
Logic Low Voltage	VIL	$1.1 \text{ V} \le \text{V}_{\text{IN}} \le 3.6 \text{ V}$			0.3	٧
EN Input Pull-Down Resistance	Ren			4		MΩ
CURRENT						
Ground Current ¹	I _{GND}	$V_{IN} = 3.6 V$, VOUT open, $T_J = -40^{\circ}C$ to $+85^{\circ}C$			2	μA
Shutdown Current	IOFF	EN = GND		0.1		μA
		$EN = GND$, $T_J = -40^{\circ}C$ to $+85^{\circ}C$			2	μA
VIN to VOUT RESISTANCE	RDS _{ON}					
		$V_{IN} = 3.6 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{EN} = 1.5 \text{ V}$		80		mΩ
		$V_{IN} = 2.5 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{EN} = 1.5 \text{ V}$		90		mΩ
		$V_{IN} = 1.8 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{EN} = 1.5 \text{ V}$		105	130	mΩ
		$V_{IN} = 1.5 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{EN} = 1.5 \text{ V}$		125		mΩ
		$V_{IN} = 1.2 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{EN} = 1 \text{ V}$		160		mΩ
VOUT DISCHARGE RESISTANCE	R _{DIS}			215		Ω
VOUTTIME						
Turn-On Delay Time	ton_dly	$I_{LOAD} = 200 \text{ mA}, \text{EN} = 1.5 \text{ V}, C_{LOAD} = 1 \mu\text{F}$		80		μs
Turn-On Delay Time	t _{on_dly}	$V_{IN} = 3.6 \text{ V}, I_{LOAD} = 200 \text{ mA}, \text{ EN} = 1.5 \text{ V}, C_{LOAD} = 1 \mu\text{F}$		50		μs

¹ Ground current includes EN pull-down current.

TIMING DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Table 3.

Parameter	Rating
VIN to GND Pins	–0.3 V to +4.0 V
VOUT to GND Pins	-0.3 V to V _{IN}
EN to GND Pins	–0.3 V to +4.0 V
Continuous Drain Current	
$T_A = 25^{\circ}C$	±1 A
$T_A = 85^{\circ}C$	±500 mA
Continuous Diode Current	–50 mA
Storage Temperature Range	–65°C to +150°C
Operating Junction Temperature Range	–40°C to +125°C
Soldering Conditions	JEDEC J-STD-020

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

THERMAL DATA

Absolute maximum ratings apply individually only, not in combination. The ADP190/ADP191 can be damaged when the junction temperature limits are exceeded. Monitoring ambient temperature does not guarantee that T_J is within the specified temperature limits. In applications with high power dissipation and poor PCB thermal resistance, the maximum ambient temperature may need to be derated.

In applications with moderate power dissipation and low PCB thermal resistance, the maximum ambient temperature can exceed the maximum limit as long as the junction temperature is within specification limits. The junction temperature (T_I) of the device is dependent on the ambient temperature (T_A), the power dissipation of the device (P_D), and the junction-to-ambient thermal resistance of the package (θ_{IA}).

Maximum junction temperature $(T_{\rm J})$ is calculated from the ambient temperature $(T_{\rm A})$ and power dissipation $(P_{\rm D})$ using the formula

$$T_J = T_A + (P_D \times \theta_{JA})$$

Junction-to-ambient thermal resistance (θ_{JA}) of the package is based on modeling and calculation using a 4-layer board. The junction-to-ambient thermal resistance is highly dependent on the application and board layout. In applications where high maximum power dissipation exists, close attention to thermal board design is required. The value of θ_{JA} may vary, depending on PCB material, layout, and environmental conditions. The specified values of θ_{JA} are based on a 4-layer, 4 inch × 3 inch PCB. See JESD51-7 and JESD51-9 for detailed information regarding board construction. For additional information, see the AN-617 application note, *MicroCSP*TM Wafer Level Chip Scale Package.

 Ψ_{JB} is the junction-to-board thermal characterization parameter with units of °C/W. Ψ_{JB} of the package is based on modeling and calculation using a 4-layer board. The JESD51-12 document, *Guidelines for Reporting and Using Electronic Package Thermal Information*, states that thermal characterization parameters are not the same as thermal resistances. Ψ_{JB} measures the component power flowing through multiple thermal paths rather than through a single path, as in thermal resistance (θ_{JB}). Therefore, Ψ_{JB} thermal paths include convection from the top of the package as well as radiation from the package, factors that make Ψ_{JB} more useful in real-world applications. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and the power dissipation (P_D) using the formula

 $T_J = T_B + (P_D \times \Psi_{JB})$

See JESD51-8, JESD51-9, and JESD51-12 for more detailed information about $\Psi_{\text{JB}}.$

THERMAL RESISTANCE

 θ_{JA} and Ψ_{JB} are specified for the worst-case conditions, that is, a device soldered in a circuit board for surface-mount packages.

Table 4. The	rmal Resistance
--------------	-----------------

Package Type	θ」Α	Ψյβ	Unit
4-Ball, 0.4 mm Pitch WLCSP	260	58.4	°C/W

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS



Figure 4. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.	Mnemonic	Description
A1	VIN	Input Voltage.
B1	EN	Enable Input. Drive EN high to turn on the switch; drive EN low to turn off the switch.
A2	VOUT	Output Voltage.
B2	GND	Ground.

TYPICAL PERFORMANCE CHARACTERISTICS

 V_{IN} = 1.8 V, V_{EN} = V_{IN} > V_{IH} , I_{LOAD} = 100 mA, T_A = 25°C, unless otherwise noted.



Figure 5. RDS_{ON} vs. Temperature (Includes ~15 m Ω Trace Resistance)



Figure 6. RDS_{ON} vs. Input Voltage, V_{IN} (Includes ~15 mΩ Trace Resistance)



Figure 7. Voltage Drop vs. Load Current (Includes ~15 m Ω Trace Resistance)



Figure 8. ADP190 Turn-On Delay, Input Voltage = 3.6 V



Figure 9. ADP190 Turn-On Delay, Input Voltage = 1.8 V



vs. Input Voltage = 3.6 V



Figure 13. ADP191 Turn-Off Delay, Input Voltage = 1.8 V









Figure 16. Shutdown Current vs. Temperature

THEORY OF OPERATION

The ADP190/ADP191 are high-side PMOS load switches. They are designed for supply operation from 1.1 V to 3.6 V. The PMOS load switch is designed for low on resistance, 105 m Ω at V_{IN} = 1.8 V, and supports 500 mA of continuous current. It is a low ground current device with a nominal 4 M Ω pull-down resistor on its enable pin. The package is a space-saving 0.8 mm × 0.8 mm, 4-ball WLCSP.

The ADP191 incorporates an internal output discharge resistor to discharge the output capacitance when the ADP191 output is disabled. The ADP191 also contains circuitry to limit the switch turn-on slew rate to limit the inrush current.



APPLICATIONS INFORMATION

GROUND CURRENT

The major source for ground current in the ADP190/ADP191 is the 4 M Ω pull-down on the enable (EN) pin. Figure 19 shows typical ground current when $V_{EN} = V_{IN}$ and V_{IN} varies from 1.1 V to 3.6 V.



As shown in Figure 20, an increase in ground current can occur when $V_{EN} \neq V_{IN}$. This is caused by the CMOS logic nature of the level shift circuitry as it translates an EN signal ≥ 1.1 V to a logic high. This increase is a function of the $V_{IN} - V_{EN}$ delta.



ENABLE FEATURE

The ADP190/ADP191 use the EN pin to enable and disable the VOUT pin under normal operating conditions. As shown in Figure 21, when a rising voltage on EN crosses the active threshold, VOUT turns on. When a falling voltage on EN crosses the inactive threshold, VOUT turns off.



Figure 21. Typical EN Operation

As shown in Figure 21, the EN pin has built-in hysteresis. This prevents on/off oscillations that can occur due to noise on the EN pin as it passes through the threshold points.

The EN pin active/inactive thresholds derive from the VIN voltage; therefore, these thresholds vary with changing input voltage. Figure 22 shows typical EN active/inactive thresholds when the input voltage varies from 1.1 V to 3.6 V.



Figure 22. Typical EN Pin Thresholds vs. Input Voltage, V_{IN}

TIMING

Turn-on delay is defined as the delta between the time that EN reaches >1.1 V until VOUT rises to ~10% of its final value. The ADP190/ADP191 include circuitry to set the typical 1.5 μ s turn-on delay at 3.6 V V_{IN} to limit the V_{IN} inrush current. As shown in Figure 23, the turn-on delay is dependent on the input voltage.



Figure 23. ADP190 Typical Turn-On Delay Time with Varying Input Voltage



Figure 24. ADP191 Typical Turn-On Delay Time with Varying Input Voltage

The rise time is defined as the delta between the time from 10% to 90% of VOUT reaching its final value. It is dependent on the RC time constant where C = load capacitance (C_{LOAD}) and R = RDS_{ON}|| R_{LOAD} . Because RDS_{ON} is usually smaller than R_{LOAD} , an adequate approximation for RC is RDS_{ON} × C_{LOAD} . The ADP190/ADP191 do not need any input or load capacitor, but capacitors can be used to suppress noise on the board. If significant load capacitance is connected, inrush current is a concern.

The ADP191 contains circuitry to limit the slew rate of the switch turn to reduce the turn on inrush current. See Figure 25 and Figure 26 for a comparison of rise time and inrush current.



Figure 25. ADP190 Typical Rise Time and Inrush Current with $C_{LOAD} = 1 \, \mu F$







Figure 27. ADP190 Typical Rise Time and Inrush Current with $C_{LOAD} = 4.7 \, \mu F$

ADP190/ADP191

The turn-off time is defined as the delta between the time from 90% to 10% of VOUT reaching its final value. It is also dependent on the RC time constant.

The ADP191 incorporates an internal output discharge resistor to discharge the output capacitance when the ADP191 output is disabled. See Figure 28 and Figure 29 for a comparison of turnoff times.



Figure 28. ADP190 Typical Turn-Off Time, Various Load Currents



Figure 29. ADP191 Typical Turn-Off Time, Load Current = 0 mA

THERMAL CONSIDERATIONS

In most applications, the ADP190/ADP191 do not dissipate much heat due to their low on-channel resistance. However, in applications with high ambient temperature and load current, the heat dissipated in the package can be large enough to cause the junction temperature of the die to exceed the maximum junction temperature of 125°C.

The junction temperature of the die is the sum of the ambient temperature of the environment and the temperature rise of the package due to the power dissipation, as shown in Equation 1. To guarantee reliable operation, the junction temperature of the ADP190/ADP191 must not exceed 125°C. To ensure that the junction temperature stays below this maximum value, the user must be aware of the parameters that contribute to junction temperature changes. These parameters include ambient temperature, power dissipation in the power device, and thermal resistances between the junction and ambient air (θ_{JA}). The θ_{JA} value is dependent on the package assembly compounds that are used and the amount of copper used to solder the package GND pin to the PCB. Table 6 shows typical θ_{JA} values of the 4-ball WLCSP for various PCB copper sizes. Table 7 shows the typical Ψ_{JB} value of the 4-ball WLCSP.

Copper Size (mm ²)	θ _{JA} (°C/W)
0 ¹	260
50	159
100	157
300	153
500	151

¹ Device soldered to minimum size pin traces.

Table 7. Typical Ψ_{JB} Values

Package	Ψ _{JB}	Unit	
4-Ball WLCSP	58.4	°C/W	

The junction temperature of the ADP190/ADP191 can be calculated from the following equation:

$$T_J = T_A + (P_D \times \theta_{JA}) \tag{1}$$

where:

 T_A is the ambient temperature.

 $P_{\rm D}$ is the power dissipation in the die, given by

$$P_D = [(V_{IN} - V_{OUT}) \times I_{LOAD}] + (V_{IN} \times I_{GND})$$
(2)

where:

*I*LOAD is the load current.

*I*_{GND} is the ground current.

 V_{IN} and V_{OUT} are the input and output voltages, respectively.

Power dissipation due to ground current is quite small and can be ignored. Therefore, the junction temperature equation simplifies to the following:

$$T_J = T_A + \{ [(V_{IN} - V_{OUT}) \times I_{LOAD}] \times \theta_{JA} \}$$
(3)

As shown in Equation 3, for a given ambient temperature, inputto-output voltage differential, and continuous load current, there exists a minimum copper size requirement for the PCB to ensure that the junction temperature does not rise above 125°C. Figure 30 to Figure 35 show junction temperature calculations for different ambient temperatures, load currents, $V_{\rm IN}$ to $V_{\rm OUT}$ differentials, and areas of PCB copper.

Data Sheet

ADP190/ADP191



In cases where the board temperature is known, use the thermal characterization parameter, Ψ_{IB} , to estimate the junction temperature rise. Maximum junction temperature (T_J) is calculated from the board temperature (T_B) and power dissipation (P_D) using the formula



PCB LAYOUT CONSIDERATIONS

Improve heat dissipation from the package by increasing the amount of copper attached to the pins of the ADP190/ADP191. However, as listed in Table 6, a point of diminishing returns is eventually reached, beyond which an increase in the copper size does not yield significant heat dissipation benefits.

It is critical to keep the input and output traces as wide and as short as possible to minimize the circuit board trace resistance.



Figure 37. ADP190 PCB Layout



Figure 38. ADP191 PCB Layout

OUTLINE DIMENSIONS



(CB-4-3) Dimensions shown in millimeters

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Branding
ADP190ACBZ-R7	-40°C to +85°C	4-Ball Wafer Level Chip Scale Package [WLCSP]	CB-4-3	4D
ADP191ACBZ-R7	-40°C to +85°C	4-Ball Wafer Level Chip Scale Package [WLCSP]	CB-4-3	4G
ADP190CB-EVALZ		Evaluation Board		
ADP191CB-EVALZ		Evaluation Board		

¹ Z = RoHS Compliant Part.

Data Sheet

NOTES



www.analog.com

©2009–2013 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D07874-0-2/13(E)

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for Power Switch ICs - Power Distribution category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

TCK111G,LF(S_FPF1018_DS1222_TCK2065G,LF_SZNCP3712ASNT3G_MIC2033-05BYMT-T5_MIC2033-12AYMT-T5_MIC2033-05BYM6-T5_SLG5NT1437VTR_SZNCP3712ASNT1G_DML1008LDS-7_KTS1670EDA-TR_KTS1640QGDV-TR_KTS1641QGDV-TR NCV459MNWTBG_FPF2260ATMX_U6513A_U6119S_NCP45780IMN24RTWG_MAX14919ATP+_MC33882PEP_TPS2021IDRQ1 TPS2104DBVR_MIC2098-1YMT-TR_MIC94062YMT_TR_MP6231DN-LF_MIC2075-2YM_MIC94068YML-TR_SIP32461DB-T2-GE1 NCP335FCT2G_TCK105G,LF(S_AP2151DSG-13_MIC94094YC6-TR_MIC94064YC6-TR_MIC2505-1YM_MIC94042YFL-TR_ MIC94041YFL-TR_MIC2005-1.2YM6-TR_TPS2032QDRQ1_SIP32510DT-T1-GE3_NCP333FCT2G_NCP331SNT1G_TPS2092DR TPS2063DR_TPS2042P_MIC2008YML-TR_MIC2040-1YMM_TPS22810DRVR_MIC2043-2YTS_MIC2041-2YMM