

3.3 V, Full-Duplex, 840 µA, 20 Mbps, EIA RS-485 Transceiver

Data Sheet

FEATURES

Operates with 3.3 V supply EIA RS-422 and RS-485 compliant over full CM range 19 kΩ input impedance Up to 50 transceivers on bus 20 Mbps data rate Short-circuit protection Specified over full temperature range **Thermal shutdown** Interoperable with 5 V logic 840 µA supply current 2 nA shutdown current Available in PDIP, SOIC, and TSSOP Meets IEC1000-4-4 (>1 kV) 8 ns skew Upgrade for MAX3491, SN75ALS180

APPLICATIONS

Telecommunications DTE-DCE interface Packet switching Local area networks **Data concentration Data multiplexers** Integrated services digital network (ISDN) AppleTalk Industrial controls

GENERAL DESCRIPTION

Rev. C

The ADM3491-1 is a low power, differential line transceiver designed to operate using a single 3.3 V power supply. Low power consumption, coupled with a shutdown mode, makes it ideal for power-sensitive applications. It is suitable for communication on multipoint bus transmission lines.

The ADM3491-1 is intended for balanced data transmission and complies with both Electronic Industries Association (EIA) Standards RS-485 and RS-422. It contains a differential line driver and a differential line receiver, making it suitable for fullduplex data transfer.

The input impedance is 19 k Ω , allowing up to 50 transceivers to be connected on the bus. A thermal shutdown circuit prevents excessive power dissipation caused by bus contention or by output shorting. This feature forces the driver output into a high impedance state if a significant temperature increase is detected in the internal driver circuitry during fault conditions.

If the inputs are unconnected (floating), the receiver contains a fail-safe feature that results in a logic high output state.

The ADM3491-1 is fabricated on BiCMOS, an advanced mixed technology process combining low power CMOS with fast switching bipolar technology.

Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no

responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

FUNCTIONAL BLOCK DIAGRAM

ADM3491-1



One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 ©1998-2014 Analog Devices, Inc. All rights reserved. **Technical Support** www.analog.com

TABLE OF CONTENTS

Features 1
Applications
General Description
Functional Block Diagram1
Revision History
Specifications
Timing Specifications
Absolute Maximum Ratings
ESD Caution
Pin Configurations and Function Descriptions

Typical Performance Characteristics7
Fest Circuits9
witching Characteristics10
Theory of Operation11
Differential Data Transmission11
Cable and Data Rate11
Receiver Open-Circuit Fail-Safe Feature 11
Dutline Dimensions
Ordering Guide

REVISION HISTORY

6/14—Rev. B to Rev. C	
Changes to Ordering Guide 1	3

10/06—Rev. A to Rev. B

Changes to Part Number	Universal
Updated Format	Universal
Changes to Features	1
Changes to General Description	1
Changes to Table 2	
Changes to Table 3	
Changes to Figure 24 and Figure 25	
Changes to Table 8	
Updated Outline Dimensions	12
Changes to Ordering Guide	13

11/04—Rev. 0 to Rev. A

Format Updated	Universal
Changes to Specifications Section	3
Changes to Ordering Guide	

1/98—Revision 0: Initial Version

SPECIFICATIONS

 V_{CC} = 3.3 V \pm 0.3 V. All specifications T_{MIN} to T_{MAX} unless otherwise noted.

Table 1.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Differential Output Voltage, Vod	2.0			V	$R_L = 100 \Omega$, $V_{CC} > 3.1 V$, see Figure 14
	1.5			V	$R_L = 54 \Omega$, see Figure 14
	1.5			V	$R_L = 60 \Omega$, $-7 V < V_{TST} < +12 V$, see Figure 15
$\Delta V_{OD} $ for Complementary Output States			0.2	V	$R = 54 \Omega$ or 100 Ω , see Figure 14
Common-Mode Output Voltage, Voc			3	V	$R = 54 \Omega$ or 100 Ω , see Figure 14
Δ Voc for Complementary Output States			0.2	V	$R = 54 \Omega$ or 100 Ω , see Figure 14
CMOS Input Logic Threshold Low, VINL			0.8	V	
CMOS Input Logic Threshold High, VINH	2.0			V	
Logic Input Current (DE, DI, RE)			±1.0	μΑ	
Output Leakage (Y, Z) Current			±3	μΑ	$V_0 = -7 V \text{ or } +12 V$, $V_{CC} = 0 V \text{ or } 3.6 V$
Output Short-Circuit Current			±250	mA	$V_0 = -7 V \text{ or } +12 V$
RECEIVER					
Differential Input Threshold Voltage, V™	-0.2		+0.2	V	$-7 V < V_{CM} < +12 V$
Input Voltage Hysteresis, ΔV _{TH}		50		mV	$V_{CM} = 0 V$
Input Resistance	12	19		kΩ	$-7 V < V_{CM} < +12 V$
Input Current (A, B)			1	mA	$V_{IN} = 12 V$
			-0.8	mA	$V_{IN} = -7 V$
Logic Enable Input Current (RE)			±1	μΑ	
Output Voltage Low, Vo∟			0.4	v	I _{OUT} = +2.5 mA
Output Voltage High, V _{OH}	$V_{CC} - 0.4 V$			V	$I_{OUT} = -1.5 \text{ mA}$
Short-Circuit Output Current			±60	mA	$V_{OUT} = GND \text{ or } V_{CC}$
Three-State Output Leakage Current			±1.0	μΑ	$V_{CC} = 3.6 V, 0 V < V_{OUT} < V_{CC}$
POWER SUPPLY CURRENT					
lcc					Outputs unloaded
		0.84	1.5	mA	$DE = V_{CC}, \overline{RE} = 0 V$
		0.84	1.5	mA	$DE = 0 V, \overline{RE} = 0 V$
Supply Current in Shutdown		0.002	1	μA	$DE = 0 V, \overline{RE} = V_{CC}$

TIMING SPECIFICATIONS

 $V_{\rm CC}$ = 3.3 V, $T_{\rm A}$ = 25°C, unless otherwise noted.

Table 2.

Parameter	Min	Тур	Max	Unit	Test Conditions/ Comments
DRIVER					
Differential Output Delay, T _{DD}	1		35	ns	$R_L = 60 \Omega$, $C_{L1} = C_{L2} = 15 \text{ pF}$, see Figure 18
Differential Output Transition Time	1	8	15	ns	$R_L = 60 \Omega$, $C_{L1} = C_{L2} = 15 \text{ pF}$, see Figure 18
Propagation Delay Input to Output, TPLH, TPHL	7	22	35	ns	$R_L = 27 \Omega$, $C_{L1} = C_{L2} = 15 \text{ pF}$, see Figure 19
Driver Output to Output, Tskew			8	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 15 \text{ pF}$, see Figure 19
ENABLE/DISABLE					
Driver Enable to Output Valid		45	90	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 16
Driver Disable Timing		40	80	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 16
Driver Enable from Shutdown		65	110	ns	$R_L = 110 \Omega$, $C_L = 15 pF$, see Figure 16
RECEIVER					
Time to Shutdown	80	190	300	ns	
Propagation Delay Input to Output, T_{PLH} , T_{PHL}	25	65	90	ns	$C_L = 15 \text{ pF}$, see Figure 21
Skew, TPLH – TPHL			10	ns	$C_L = 15 \text{ pF}$, see Figure 21
Receiver Enable, TEN		25	50	ns	$C_L = 15 \text{ pF}$, see Figure 17
Receiver Disable, T _{DEN}		25	45	ns	$C_L = 15 \text{ pF}$, see Figure 17
Receiver Enable from Shutdown			500	ns	C _L = 15 pF, see Figure 17

 $V_{\rm CC}$ = 3.3 V \pm 0.3 V, $T_{\rm A}$ = $T_{\rm MIN}$ to $T_{\rm MAX}$, unless otherwise noted.

Table 3.

Parameter	Min	Тур	Max	Unit	Test Conditions/Comments
DRIVER					
Differential Output Delay, TDD	1		70	ns	$R_L = 60 \Omega$, $C_{L1} = C_{L2} = 15 \text{ pF}$, see Figure 18
Differential Output Transition Time	2	8	15	ns	$R_L = 60 \Omega$, $C_{L1} = C_{L2} = 15 \text{ pF}$, see Figure 18
Propagation Delay Input to Output, T_{PLH} , T_{PHL}	7	22	70	ns	$R_L = 27 \Omega$, $C_{L1} = C_{L2} = 15 \text{ pF}$, see Figure 19
Driver Output to Output, Tskew			10	ns	$R_L = 54 \Omega$, $C_{L1} = C_{L2} = 15 \text{ pF}$, see Figure 19
ENABLE/DISABLE					
Driver Enable to Output Valid		45	110	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 16
Driver Disable Timing		40	110	ns	$R_L = 110 \Omega$, $C_L = 50 pF$, see Figure 16
Driver Enable from Shutdown		65	110	ns	$R_L = 110 \Omega$, $C_L = 15 pF$, see Figure 16
RECEIVER					
Time to Shutdown	50	190	500	ns	
Propagation Delay Input to Output, TPLH, TPHL	25	65	115	ns	$C_L = 15 \text{ pF}$, see Figure 21
Skew, TPLH – TPHL			20	ns	$C_L = 15 \text{ pF}$, see Figure 21
Receiver Enable, TEN		25	50	ns	$C_L = 15 \text{ pF}$, see Figure 17
Receiver Disable, T _{DEN}		25	50	ns	$C_L = 15 \text{ pF}$, see Figure 17
Receiver Enable from Shutdown			600	ns	$C_{L} = 15 \text{ pF}$, see Figure 17

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25^{\circ}$ C, unless otherwise noted.

Table 4.

Parameter	Rating
Vcc	7 V
Inputs	
Driver Input (DI)	-0.3 V to V _{CC} + 0.3 V
Control Inputs (DE, RE)	-0.3 V to V_{CC} + 0.3 V
Receiver Inputs (A, B)	–7.5 V to +12.5 V
Outputs	
Driver Outputs	–7.5 V to +12.5 V
Receiver Output	-0.5 V to V_{\rm CC} + 0.5 V
14-Lead PDIP, Power Dissipation	800 mW
θ _{JA} , Thermal Impedance	140°C/W
14-Lead SOIC, Power Dissipation	650 mW
θ _{JA} , Thermal Impedance	115°C/W
16-Lead TSSOP, Power Dissipation	500 mW
θ _{JA} , Thermal Impedance	158°C/W
Operating Temperature Range	
Industrial (A Version)	-40°C to +85°C
Storage Temperature Range	–65°C to +150°C
Lead Temperature (Soldering, 10 sec)	300°C
Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
ESD Rating	>2 kV
EFT Rating (IEC1000-4-4)	>1 kV

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ESD CAUTION



ESD (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS





Figure 3. 16-Lead TSSOP Pin Configuration

Table 5. Pin Function Descriptions

Pin	Number		
PDIP/SOIC	TSSOP	Mnemonic	Description
1, 8	2, 7, 9, 10, 13, 16	NC	No Connect.
2	3	RO	Receiver Output. High when $A > B$ by 200 mV; low when $A < B$ by 200 mV.
3	4	RE	Receiver Output Enable. When $\overline{\text{RE}}$ is low, the receiver output RO is enabled. When $\overline{\text{RE}}$ is high, the output is high impedance. If $\overline{\text{RE}}$ is high and DE is low, the ADM3491-1 enters a shutdown state.
4	5	DE	Driver Output Enable. A high level enables the driver differential outputs, Y and Z. A low level places the part in a high impedance state.
5	6	DI	Driver Input. When the driver is enabled, a logic low on DI forces Y low and Z high; a logic high on DI forces Y high and Z low.
6, 7	8	GND	Ground Connection, 0 V.
9	11	Y	Noninverting Driver Output Y.
10	12	Z	Inverting Driver Output Z.
11	14	В	Inverting Receiver Input B.
12	15	А	Noninverting Receiver Input A.
13, 14	1	Vcc	Power Supply, $3.3 \text{ V} \pm 0.3 \text{ V}$.

TYPICAL PERFORMANCE CHARACTERISTICS







TEST CIRCUITS



Figure 14. Driver Voltage Measurement Test Circuit



Figure 15. Driver Voltage Measurement Test Circuit 2



Figure 16. Driver Enable/Disable Test Circuit



Figure 17. Receiver Enable/Disable Test Circuit



Figure 18. Driver Differential Output Delay Test Circuit



Figure 19. Driver Propagation Delay Test Circuit



Figure 20. Driver/Receiver Propagation Delay Test Circuit



Figure 21. Receiver Propagation Delay Test Circuit

SWITCHING CHARACTERISTICS



Figure 22. Driver Propagation Delay, Rise/Fall Timing



Figure 24. Driver Enable/Disable Timing



Figure 23. Receiver Propagation Delay



Figure 25. Receiver Enable/Disable Timing

THEORY OF OPERATION DIFFERENTIAL DATA TRANSMISSION

Differential data transmission is used to reliably transmit data at high rates over long distances and through noisy environments. Differential transmission nullifies the effects of ground shifts and noise signals that appear as common-mode voltages on the line.

The two main standards approved by the EIA specify the electrical characteristics of transceivers used in differential data transmission:

- RS-422 standard specifies data rates up to 10 MBaud and line lengths up to 4000 ft. A single driver can drive a transmission line with up to 10 receivers.
- RS-485 standard was defined to cater to true multipoint communications. This standard meets or exceeds all the requirements of RS-422, but also allows multiple drivers and receivers to be connected to a single bus. An extended common-mode range of -7 V to +12 V is defined.

The most significant differentiator of the RS-485 standard is that the drivers can be disabled, thereby allowing more than one to be connected to a single line. Only one driver should be enabled at a time, but the RS-485 standard contains additional specifications to guarantee device safety in the event of line contention.

Table 6. Comparison of RS-422 and RS-485 Interface Standards

Specification	RS-422	RS-485
Transmission Type	Differential	Differential
Maximum Cable Length	4000 ft.	4000 ft.
Minimum Driver Output Voltage	±2 V	±1.5 V
Driver Load Impedance	100 Ω	54 Ω
Receiver Input Resistance	4 kΩ min	12 kΩ min
Receiver Input Sensitivity	±200 mV	±200 mV
Receiver Input Voltage Range	-7 V to +7 V	-7 V to $+12$ V

CABLE AND DATA RATE

The transmission line of choice for RS-485 communications is a twisted pair. Twisted pair cable tends to cancel common-mode noise and also causes cancellation of the magnetic fields generated by the current flowing through each wire, thereby reducing the effective inductance of the pair.

The ADM3491-1 is designed for bidirectional data communications on multipoint transmission lines. A typical application showing a multipoint transmission network is illustrated in Figure 26. Only one driver can transmit at a particular time, but multiple receivers can be enabled simultaneously. As with any transmission line, it is important that reflections be minimized. This can be achieved by terminating the extreme ends of the line using resistors equal to the characteristic impedance of the line. Stub lengths of the main line should also be kept as short as possible. A properly terminated transmission line appears purely resistive to the driver.

RECEIVER OPEN-CIRCUIT FAIL-SAFE FEATURE

The receiver input includes a fail-safe feature that guarantees a logic high on the receiver when the inputs are open circuit or floating.



Figure 26. ADM3491-1 Full-Duplex Data Link

Table 7. Transmitting Truth Table

Inputs			0	Outputs		
RE	DE DI		DE DI		Z	Y
Х	1	1	0	1		
Х	1	0	1	0		
0	0	Х	Hi-Z	Hi-Z		
1	0	Х	Hi-Z	Hi-Z		

Table 8. Receiving Truth Table

Inputs			Outputs	
RE	DE	A–B	RO	
0	Х	≥ +0.2 V	0	
0	Х	$\leq -0.2 \text{ V}$	0	
0	Х	Inputs O/C	1	
1	Х	Х	Hi-Z	

OUTLINE DIMENSIONS



Rev. C | Page 12 of 16

ORDERING GUIDE

Model ¹	Temperature Range	Package Description	Package Option	Ordering Quantity
ADM3491ANZ-1	-40°C to +85°C	14-Lead Plastic DIP	N-14	Ordening Quantity
ADM3491AR-1	–40°C to +85°C	14-Lead Narrow Body Small Outline [SOIC]	R-14	
ADM3491ARZ-1	-40°C to +85°C	14-Lead Narrow Body Small Outline [SOIC]	R-14	
ADM3491ARZ-1REEL	-40°C to +85°C	14-Lead Narrow Body Small Outline [SOIC]	R-14	2,500
ADM3491ARZ-1REEL7	-40°C to +85°C	14-Lead Narrow Body Small Outline [SOIC]	R-14	1,000
ADM3491ARU-1	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	
ADM3491ARU-1REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	2,500
ADM3491ARUZ-1	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	
ADM3491ARUZ-1REEL	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	2,500
ADM3491ARUZ-1REEL7	-40°C to +85°C	16-Lead Thin Shrink Small Outline [TSSOP]	RU-16	1,000

¹ Z = RoHS Compliant Part.

NOTES

NOTES

NOTES



www.analog.com

©1998–2014 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D05234-0-6/14(C)

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for RS-422/RS-485 Interface IC category:

Click to view products by Analog Devices manufacturer:

Other Similar products are found below :

WS3088EESA-GEC ADM2687EBRIZ-RL7 MAX489CPD+ MAX491EPD+ MAX488EEPA+ MAX3080CPD+ MXL1535EEWI+ SN65LBC173DR MAX490ESA+T LT1791CN#PBF LTM2881CY-3#PBF LTC2857IMS8-2#PBF LT1791ACN#PBF MAX1487CUA+T XR3074XID-F XR3082XID-F SP1481EEN-L SN75ALS173NSR ADM3491ARZ-REEL ADM485JN ADM1485ANZ ADM1485ARMZ ADM1485JNZ ADM2682EBRIZ ADM489ABRZ ADM3070EYRZ ADM4850ACPZ-REEL7 ADM4850ARMZ-REEL7 ADM485ANZ ADM485ARMZ ADM485JNZ ADM488ANZ ADM489ANZ ADM489ARUZ ADM485ARZ-REEL7 ADM3486EARZ-REEL7 ADM3488EARZ-REEL7 ADM3490ARZ ADM3493ARZ ADM4856ARZ-REEL7 ADM487EARZ-REEL7 ADM488ABRZ ADM1486ARZ ADM1490EBRZ-REEL7 ADM3485ARZ ADM3490ARZ-REEL7 ADM3490EARZ-REEL7 ADM4850ARZ ADM3074EYRZ ADM3078EYRZ