FEATURES

Process Technology: 0.15μm Full CMOS

• Organization: 1M x 16 bit

Power Supply Voltage: 2.7V ~ 3.6V

• Low Data Retention Voltage: 1.5V(Min.)

Three state output and TTL Compatible

• Package Type: 48-FPBGA

GENERAL DESCRIPTION


The ÁRS6C1616A - 55Ó is fabricated by Alliance's advanced full CMOS process technology. The device supports industrial temperature range and Chip Scale Package for user flexibility of system design. The device also supports low data retention voltage for battery backup operation with low data retention current.

PRODUCT FAMILY

	Operating	Vac		Power D	issipation	PKG
	Operating Temperature	Vcc Range	Speed	Standby (I _{SB1} , Typ.)	Operating (I _{CC1} .Max.)	Туре
AS6C1616A - 55 BIN	Industrial (-40 ~ 85°C)	2.7 ~ 3.6 V	55ns	4 μA ¹⁾	8 mA	48-FPBGA

^{1.} Typical values are measured at Vcc=3.3V, T_A=25°C and not 100% tested.

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATIONS

FPBGA-48 : Top view(ball down)

	1	2	3	4	5	6
Α	LB	ŌĒ	A0	A1	A2	CS2
В	DQ8	ŪB	A3	A4	CS1	DQ0
С	DQ9	DQ10	A5	A6	DQ1	DQ2
D	V_{SS}	DQ11	A17	A7	DQ3	V _{CC}
Е	V _{CC}	DQ12	NC	A16	DQ4	V_{SS}
F	DQ14	DQ13	A14	A15	DQ5	DQ6
G	DQ15	A19	A12	A13	WE	DQ7
Н	A18	A8	A9	A10	A11	NC

PIN DESCRIPTION

	Function	Name	Function
CS1, CS2	Chip Select inputs	V _{CC}	Power Supply
ŌĒ	Output Enable input	V _{SS}	Ground
WE	Write Enable input	ŪB	Upper Byte (DQ8~DQ15)
A0~A19	Address inputs	LB	Lower Byte (DQ0~DQ7)
DQ0~DQ15	Data inputs/outputs	NC	No Connection



ABSOLUTE MAXIMUM RATINGS¹⁾

AUGUST 2010

	Symbol	Ratings	Unit
Voltage on Any Pin Relative to Vss	V_{IN}, V_{OUT}	-0.2 to 4.0	V
Voltage on Vcc supply relative to Vss	V _{CC}	-0.2 to 4.0	V
Power Dissipation	P _D	1.0	W
Operating Temperature	T _A	-40 to 85	°C

^{1.} Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation should be restricted to recommended operating condition. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

FUNCTIONAL DESCRIPTION

CS1	CS2	OE	WE	LB	UB	DQ0~7			Power
Н	Х	Х	Х	Х	Х	High-Z	High-Z	Deselected	Stand by
Х	L	Х	Х	Х	Х	High-Z	High-Z	Deselected	Stand by
Х	Х	Х	Х	Н	Н	High-Z	High-Z	Deselected	Stand by
L	Н	Н	Н	L	Х	High-Z	High-Z	Output Disabled	Active
L	Н	Н	Н	Х	L	High-Z	High-Z	Output Disabled	Active
L	Н	L	Н	L	Н	Data Out	High-Z	Lower Byte Read	Active
L	Н	L	Н	Н	L	High-Z	Data Out	Upper Byte Read	Active
L	Н	L	Н	L	L	Data Out	Data Out	Word Read	Active
L	Н	Х	L	L	Н	Data In	High-Z	Lower Byte Write	Active
L	Н	Х	L	Н	L	High-Z	Data In	Upper Byte Write	Active
L	Н	Х	L	L	L	Data In	Data In	Word Write	Active

NOTE: X means don't care. (Must be low or high state)

RECOMMENDED DC OPERATING CONDITIONS 1)

	Symbol	Min	Тур	Max	Unit
Supply voltage	V _{CC}	2.7	3.3	3.6	V
Ground	V _{SS}	0	0	0	V
Input high voltage	V _{IH}	2.2	-	$V_{CC} + 0.2^{2)}$	V
Input low voltage	V _{IL}	-0.2 ³⁾	-	0.6	V

- 1. TA= -40 to 85°C, otherwise specified
- 2. Overshoot: VCC +2.0 V in case of pulse width ≤ 20ns
- 3. Undershoot: -2.0 V in case of pulse width \leq 20ns
- 4. Overshoot and undershoot are sampled, not 100% tested.

CAPACITANCE¹⁾ (f =1MHz, T_A =25°C)

Item	Symbol	Test Condition	Min	Max	Unit
Input capacitance	C _{IN}	V _{IN} =0V	-	8	pF
Input/Ouput capacitance	C _{IO}	V _{IO} =0V	-	10	pF

^{1.} Capacitance is sampled, not 100% tested

DC AND OPERATING CHARACTERISTICS

Parameter	Symbol	Test Conditions		Min	Тур	Max	Unit
Input leakage current	ILI	V _{IN} =V _{SS} to V _{CC}		-1	-	1	μΑ
Output leakage current	I _{LO}	$\overline{\text{CS1}} = \text{V}_{\text{IH}} \text{ or } \text{CS2} = \text{V}_{\text{IL}} \text{ or } \overline{\text{OE}} = \text{V}_{\text{IH}} \text{ or } \overline{\text{WE}} = \text{V}_{\text{IL}} \text{ or } \overline{\text{LB}} = \overline{\text{U}}$ $\text{V}_{\text{IO}} = \text{V}_{\text{SS}} \text{ to } \text{V}_{\text{CC}}$	B=V _{IH}	-1	-	1	μΑ
Operating power supply	I _{CC}	I_{IO} =0mA, $\overline{CS1}$ =V $_{IL}$, $CS2$ = \overline{WE} =V $_{IH}$, V_{IN} =V $_{IH}$ or V_{IL}		-	-	4	mA
Average operating	I _{CC1}	Cycle time=1 μ s, 100% duty, I_{IO} =0mA, CS1 \leq 0.2V, CS2 \geq V _{CC} -0.2V, LB \leq 0.2V or/and $\overline{UB}\leq$ 0.2V $I_{IN}\leq$ 0.2V or $I_{IN}\geq$ V _{CC} -0.2V	S1≤0.2V, CS2≥V _{CC} -0.2V, LB≤0.2V or/and UB≤0.2V,		-	8	mA
current	I _{CC2}		55ns	-	-	70	mA
Output low voltage	V _{OL}	I _{OL} = 2.1mA		-	-	0.4	V
Output high voltage	V _{OH}	I _{OH} = -1.0mA		2.4	-	-	V
Standby Current (TTL)	I _{SB}	CS1=V _{IH} , CS2=V _{IL} , Other inputs=V _{IH} or V _{IL}		-	-	1.0	mA
Standby Current (CMOS)	I _{SB1}	$\label{eq:csigma} \hline \hline \hline CS1 \ge V_{CC} - 0.2V, \ CS2 \ge V_{CC} - 0.2V \ (\overline{CS1} \ controlled) \\ \text{or } 0V \le CS2 \le 0.2V \ (CS2 \ controlled), \\ \text{Other inputs} = 0 \sim V_{CC} \\ \text{(Typ. condition: } V_{CC} = 3.3V \ @ 25^{\circ}\text{C}) \\ \text{(Max. condition: } V_{CC} = 3.6V \ @ 85^{\circ}\text{C}) \\ \hline \end{array}$	LF	-	4 1)	30	μΑ

^{1.} Typical values are measured at Vcc=3.3V, T_A =25 $^{\circ}$ C and not 100% tested.

AC OPERATING CONDITIONS

Test Conditions (Test Load and Test Input/Output Reference)

Input Pulse Level: 0.4 to 2.4V Input Rise and Fall Time: 5ns

Input and Output reference Voltage: 1.5V

Output Load (See right): CL¹⁾ = 100pF+ 1 TTL(70nsec)


 $CL^{1)} = 30pF + 1 TTL(45ns/55ns)$

1. Including scope and Jig capacitance

2. R_1 =3070 Ω , R_2 =3150 Ω

3. V_{TM}=2.8V

4. CL = 5pF + 1 TTL (measurement with t_{LZ} , t_{HZ} , t_{OLZ} , t_{OHZ} , t_{WHZ})



READ CYCLE ($V_{cc} = 2.7 \text{ to } 3.6 \text{V}$, Gnd = 0V, $T_A = -40 \,^{\circ}\text{C}$ to $+85 \,^{\circ}\text{C}$)


	Symbol	55	Unit	
	Syllibol	Min	Max	Oilit
Read cycle time	t _{RC}	55	-	ns
Address access time	t _{AA}	-	55	ns
Chip select to output	t _{CO1} , t _{CO2}	-	55	ns
Output enable to valid output	t _{OE}	-	35	ns
UB, LB access time	t BA		55	ns
Chip select to low-Z output	$\mathbf{t}_{LZ1},\mathbf{t}_{LZ2}$	5	-	ns
UB, LB enable to low-Z output	t _{BLZ}	5	-	ns
Output enable to low-Z output	t _{OLZ}	5	-	ns
Chip disable to high-Z output	t _{HZ1,} t _{HZ2}	0	20	ns
UB, LB disable to how-Z output	t _{BHZ}	0	20	ns
Output disable to high-Z output	t _{OHZ}	0	20	ns
Output hold from address change	t _{OH}	10	-	ns

WRITE CYCLE (V_{cc} =2.7 to 3.6V, Gnd = 0V, T_A = -40°C to +85°C)


Damanatan	Cumbal	55	Unit	
Parameter	Symbol	Min	Max	Unit
Write cycle time	t _{WC}	55	-	ns
Chip select to end of write	t _{CW1} , t _{CW2}	45	-	ns
Address setup time	t _{AS}	0	-	ns
Address valid to end of write	t _{AW}	45	-	ns
UB, LB valid to end of write	t _{BW}	45	-	ns
Write pulse width	t _{WP}	45	-	ns
Write recovery time	t _{WR}	0	-	ns
Write to ouput high-Z	t _{WHZ}	0	20	ns
Data to write time overlap	t _{DW}	25		ns
Data hold from write time	t _{DH}	0	-	ns
End write to output low-Z	t _{OW}	5	-	ns

TIMING DIAGRAMS

TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, $\overline{CS1} = \overline{OE} = V_{IL}$, $\overline{CS2} = \overline{WE} = V_{IH}$, \overline{UB} or/and $\overline{LB} = V_{IL}$)




TIMING WAVEFORM OF READ CYCLE(2) $(\overline{WE} = V_{IH})$




NOTES (READ CYCLE)

- 1. $t_{HZ1,2}$ and t_{OHZ} are defined as the outputs achieve the open circuit conditions and are not referenced to output voltage levels.
- 2. At any given temperature and voltage condition, $t_{HZ1,2}(Max.)$ is less than $t_{LZ1,2}(Min.)$ both for a given device and from device to device interconnection.


TIMING WAVEFORM OF WRITE CYCLE(1) (WE Controlled)




TIMING WAVEFORM OF WRITE CYCLE(2) (CS1 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(3) (CS2 Controlled)



TIMING WAVEFORM OF WRITE CYCLE(4) (UB, LB Controlled)



NOTES (WRITE CYCLE)


- 1. A write occurs during the overlap(t_{WP}) of low $\overline{CS1}$, a high CS2 and low \overline{WE} . A write begins at the latest transition among $\overline{CS1}$ goes low, CS2 goes high and \overline{WE} goes low. A write ends at the earliest transition among $\overline{CS1}$ goes high, CS2 goes low and \overline{WE} goes high. The t_{WP} is measured from the beginning of write to the end of write.
- 2. t_{CW} is measured from the $\overline{CS1}$ going low or CS2 going high to end of write.
- 3. t_{AS} is measured from the address valid to the beginning of write.
- 4. t_{WR} is measured from the end or write to the address change. t_{WR} applied in case a write ends as $\overline{\text{CS1}}$ or $\overline{\text{WE}}$ going high or CS2 going low.


DATA RETENTION CHARACTERISTICS

	Symbol	Test Condition	Min	Тур	Max	Unit
V _{CC} for Data Retention	V _{DR}	I _{SB1} Test Condition (Chip Disabled) ¹⁾	1.5	-	3.6	V
Data Retention Current	ata Retention Current I_{DR} V_{CC} =1.5V, I_{SB1} Test Condition (Chip Disabled) ¹⁾		-	-	8	μА
Chip Deselect to Data Retention Time	Deselect to Data Retention Time t _{SDR} See data retention wave form		0	-	-	ns
Operation Recovery Time	t _{RDR}	See data reterition wave form	t _{RC}	-	1	115

NOTES

DATA RETENTION WAVE FORM







^{1.} See the $\ensuremath{\text{I}_{\text{SB1}}}$ measurement condition of datasheet page 4.


PACKAGE DIMENSION

48 Ball Fine Pitch BGA (0.75mm ball pitch)


Unit: millimeters







	Min	Тур	Max
Α	-	0.75	-
В	7.9 5	8.00	8 .05
B1	-	3.75	-
С	9.9 5	10.00	10 .05
C1	-	5.25	-
D	0.30	0.35	0.40
Е	-	-	1.00
E1	-	-	0.70
E2	0.20	0.25	0.30
Υ	-	-	0.08



NOTES.

- 1. Bump counts: 48(8row x 6column)
- 2. Bump pitch : (x,y)=(0.75x0.75) (typ.)
- 3. All tolerence are +/-0.050 unless otherwise specified.
- 4. Typ: Typical
- 5. Y is coplanarity: 0.08(Max)



ORDERING INFORMATION

Alliance	Organization	VCC Range	Package	Operating Temp	Speed ns
AS6C1616A -55 BIN	1024K x 16	2.7 - 3.6V	48 FPBGA	Industrial ~ -40 C - 85 C	55

PART NUMBERING SYSTEM

AS6C	1616	-55	Х	х —	N
	Device Number		Package Option	Temperature Range	
Low power SRAM prefix	16 = 16M 16 = x16	Access Time	B = 48ball FPBGA	I = Industrial (-40 to + 85 C)	N = Lead Free RoHS compliant part



Alliance Memory, Inc 551 Taylor Way, San Carlos, CA 94070, USA Phone: 650-610-6800 Fax: 650-620-9211

www.alliancememorv.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to thisdocument and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The datacontained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at anytime, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information inthis product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide,any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of anyproduct described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability orwarranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to inAlliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components inlife-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manuf

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Alliance Memory manufacturer:

Other Similar products are found below:

CY6116A-35DMB CY7C1049GN-10VXI CY7C128A-45DMB GS8161Z36DD-200I GS88237CB-200I RMLV0408EGSB-4S2#AA0

IDT70V5388S166BG IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P K6F2008V2E-LF70000 K6T4008C1B-GB70

CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IDT71V67603S133BG IS62WV51216EBLL-45BLI

IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 70V639S10BCG IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI

IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KVE33-133AXI 8602501XA 5962-3829425MUA 5962-3829430MUA

5962-8855206YA 5962-8866201YA 5962-8866204TA 5962-8866206MA 5962-8866208UA 5962-8872502XA 5962-9062007MXA 5962-9161705MXA 70V3579S6BFI GS882Z18CD-150I M38510/28902BVA 8413202RA 5962-8866203YA 5962-8871203XA 5962-8855202YA