

Revision History 8Gb(x16) ,16Gb(x32) ,32Gb(x32) LPDDR4x 200ball FBGA PACKAGE

Revision	Details	Date
Rev 1.0	Initial Release	Apr. 2023
Rev 1.1	Package Outline Dimension Drawings improved	Aug. 2023
Rev 2.0	Add 16Gb,32Gb LPDDR4X parts for 2133MHZ	Mar. 2024



1 KEY FEATURE

- Double-data rate architecture; two data transfers per clock cycle
- Bidirectional data strobes (DQS_t, DQS_c), These are transmitted/received with data to be used in capturing data at the receiver
- Differential clock inputs (CK_t and CK_c)
- Differential data strobes (DQS_t and DQS_c)
- Commands & addresses entered positive CK edges; data and data mask referenced to both edges of DQS
- 8 internal banks for each channel
- DMI Pin : DBI (Data Bus Inversion) when normal write and read operation, Data mask (DM) for masked write when DBI off
- Counting # of DQ's 1 for masked write when DBI on
- Burst Length: 16, 32 (OTF)
- Burst Type: Sequential
- Read & Write latency : Refer to LPDDR4x AC Timing Table
- Auto Precharge option for each burst access
- Configurable Drive Strength
- Refresh and Self Refresh Modes
- Partial Array Self Refresh and Temperature Compensated Self Refresh
- Write Leveling
- CA Calibration
- Internal VREF and VREF training
- FIFO based write/read training
- MPC (Multi Purpose Command)
- LVSTLE (Low Voltage Swing Terminated Logic Extension) IO
- VDD1/VDD2/VDDQ : 1.8V/1.1V/0.6V
- VSSQ Termination
- No DLL : CK to DQS is not synchronized
- · Edge aligned data output, write training for data input center align
- Refresh rate : 3.9us

8Gb = 64M x 16DQ x 8banks x 1channel

16Gb = 64M x 16DQ x 8banks x 2channel

32Gb = 64M x 16DQ x 8banks x 2channels x 2ranks

2 Ordering Information

Part No.	Density	Org.	Package	Temperature	Max Frequency	Interface
AS4C512M16MD4V-053BIN	8Gb 1Ch, x16		10x15x1.0T(Max), 200-FBGA	Tc = -40 ~ 95°C	3733Mbps	LVSTLE_06
AS4C512M32MD4V-053BIN	40.01		10x15x1.0T(Max), 200-FBGA	Tc = -40 ~ 95°C	3733Mbps	LVSTLE_06
AS4C512M32MD4V-046BIN	16Gb	2ch x32	10x15x1.0T(Max), 200-FBGA	Tc = -40 ~ 95°C	4266Mbps	LVSTLE_06
AS4C1G32MD4V-046BIN	32Gb		10x15x1.0T(Max), 200-FBGA	Tc = -40 ~ 95°C	4266Mbps	LVSTLE_06



3 PIN DESCRIPTION & Function Diagram

3.0 PIN Description

Pin Name	Pin Function Channel	Pin Name	Pin Function Common
CK_t, CK_c	System Differential Clock	VDD1	Core Power Supply 1
CKE,CKE0/CKE1	Clock Enable,CKE for 8Gb and 16Gb,	VDD2	Core Power Supply 2
ONE, ONE O'ONE I	CKE0/CKE1 for 32Gb .	VDDQ	I/O Power Supply
CS,CS0/CS1	Chip Select,CS for 8Gb and 16Gb,	VSS	Ground
	CS0/CS1 for 32Gb		Reference Pin for Output Driver
CA[5:0]	DDR Command / Address Inputs	ZQ,ZQ0/ZQ1	Strength Calibration. ZQ for 8Gb and
DMI[1:0]	Input Data Inversion		16Gb,ZQ0/ZQ1 for 32Gb.
DQS[1:0]_t	Data Strobe Bi-directional	RESET_n	RESET
DQS[1:0]_c	Data Strobe Complementary	DNU	Do Not Use
DQ[15:0]	Data Inputs / Outputs		
ODT_CA	On die termination		

3.1 Functional Block Diagram

8Gb,512M x16 Functional Block Diagram





16Gb,512M x32 Functional Block Diagram





32Gb,1Gx32 Functional Block Diagram





3.2 LPDDR4x Pin Detail Description

[Table 1] Pin Detail Description

Pin Detail Description for 512M x16

Name	Туре	Description ,
CK_t_A, CK_c_A	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK.
CKE_A,	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code.
CS_A	Input	Chip Select: CS is part of the command code.
CA[5:0]_A	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table.
ODT_CA_A	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A	I/O	Data Inputs/Outputs: Bi-direction data bus
DQS[1:0]_t_A DQS[1:0]_c_A	I/O	Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair.
DMI[1:0]_A	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
VDDQ,VDD1, VDD2	Supply	Power Supplies: Isolated on the die for improved noise immunity.
V _{SS} , V _{SSQ}	GND	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.



Pin Detail Description for 512M x32

Name	Туре	Description
CK_t_A, CK_c_A CK_t_B, CK_c_B	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK.
CKE_A, CKE_B	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code.
CS_A CS_B	Input	Chip Select: CS is part of the command code.
CA[5:0]_A CA[5:0]_B	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table.
ODT_CA_A ODT_CA_B	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
DQ[15:0]_A DQ[15:0]_B	I/O	Data Inputs/Outputs: Bi-direction data bus
DQS[1:0]_t_A DQS[1:0]_c_A DQS[1:0]_t_B DQS[1:0]_c_B	I/O	Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair.
DMI[1:0]_A DMI[1:0]_B	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ	Reference	Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
VDDQ,VDD1, VDD2	Supply	Power Supplies: Isolated on the die for improved noise immunity.
V _{SS} , V _{SSQ}	GND	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.



Pin Detail Description for 1G x32

Name	Туре	Description ,
CK_t_A, CK_c_A CK_t_B, CK_c_B	Input	Clock: CK_t and CK_c are differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c. AC timings for CA parameters are referenced to CK.
CKE0_A, CKE0_B CKE1_A,	Input	Clock Enable: CKE HIGH activates and CKE LOW deactivates the internal clock circuits, input buffers, and output drivers. Power-saving modes are entered and exited via CKE transitions. CKE is part of the command code.
CKE1_B		
CS0_A CS0_B	Input	Chip Select: CS is part of the command code.
CS1_A CS1_B		
CA[5:0]_A	Input	Command/Address Inputs: CA signals provide the Command and Address inputs according to the Command Truth Table.
CA[5:0]_B		
ODT_CA_A	Input	CA ODT Control: The ODT_CA pin is used in conjunction with the Mode Register to turn on/off the On-Die-Termination for CA pins.
ODT_CA_B		·
DQ[15:0]_A DQ[15:0]_B	I/O	Data Inputs/Outputs: Bi-direction data bus
DQS[1:0]_t_A DQS[1:0]_c_A DQS[1:0]_t_B DQS[1:0]_c_B	I/O	Data Strobe: DQS_t and DQS_c are bi-directional differential output clock signals used to strobe data during a READ or WRITE. The Data Strobe is generated by the DRAM for a READ and is edge-aligned with Data. The Data Strobe is generated by the Memory Controller for a WRITE and must arrive prior to Data. Each byte of data has a Data Strobe signal pair.
DMI[1:0]_A DMI[1:0]_B	I/O	Data Mask Inversion: DMI is a bi-directional signal which is driven HIGH when the data on the data bus is inverted, or driven LOW when the data is in its normal state. Data Inversion can be disabled via a mode register setting. Each byte of data has a DMI signal. This signal is also used along with the DQ signals to provide write data masking information to the DRAM. The DMI pin function - Data Inversion or Data mask - depends on Mode Register setting.
ZQ0, ZQ1	Reference	Calibration Reference: Used to calibrate the output drive strength and the termination resistance. There is one ZQ pin per die. The ZQ pin shall be connected to VDDQ through a $240\Omega \pm 1\%$ resistor.
VDDQ,VDD1, VDD2	Supply	Power Supplies: Isolated on the die for improved noise immunity.
V _{SS} , V _{SSQ}	GND	Ground Reference: Power supply ground reference.
RESET_n	Input	RESET: When asserted LOW, the RESET_n signal resets all channels of the die. There is one RESET_n pad per die.



200-ball 512M x16 Discrete Package, 0.80mm x 0.65mm

NCE

	1	2	3	4	5	6 7	8	9	10	11	12
А	NC	NC	VSS	V _{DD2}	ZQ	0.80mm Pitch	NC	V _{DD2}	VSS	DNU	NC
В	NC	DQ0_A		DQ7_A	V _{DDQ}		V _{DDQ}	DQ15_A	V _{DDQ}	DQ8_A	NC
С	vss	DQ1_A	DMI0_A	DQ6_A	vss		VSS	DQ14_A	DMI1 _A	DQ9_A	vss
D	VDDQ	VSS	DQS0_T _A	VSS	VDDQ			VSS	DQS1_T _A	VSS	V _{DDQ}
Е	VS S	DQ2_A	DQS0_C _A	DQ5_A	VSS		VSS	DQ13_A	DQS1_C _A	DQ10_A	VSS
F	V _{DD1}	DQ3_A		DQ4_A	V _{DD2}		V _{DD2}	DQ12_A		DQ11_A	V _{DD1}
G	VSS	ODT_CA _A	VSS	V _{DD1}	VSS		VSS	V _{DD1}	VSS	NC	VSS
н	V _{DD2}	CA0_A	NC	CS_A	V _{DD2}		V _{DD2}	CA2 _A	CA3_A	CA4_A	V _{DD2}
J	VS S	CA1 _ A	VSS	CKE_A	NC		CK_t_A	CK_c_A	VSS	CA5_A	VSS
к	V _{DD2}	VSS	V _{DD2}	VSS	NC		NC	VSS	V _{DD2}	VSS	V _{DD2}
L M											
N	V _{DD2}	VSS	V _{DD2}	vss	NC		NC	vss	V _{DD2}	vss	V _{DD2}
Р	vss	NC	vss	NC	NC		NC	NC	vss	NC	VSS
R	V _{DD2}	NC	NC	NC	V _{DD2}		V _{DD2}	NC	NC	NC	V _{DD2}
т	vss	NC	vss	V _{DD1}	vss		vss	V _{DD1}	vss	RESET_ n	vss
U	V _{DD1}	NC		NC	V _{DD2}		V _{DD2}	NC	V _{DDQ}	NC	V _{DD1}
v	VSS	NC	NC	NC	VSS		VSS	NC	NC	NC	VSS
w	VDDQ	VSS	NC	vss	V _{DDQ}			VSS	NC	VSS	V _{DDQ}
Y	VSS	NC	NC	NC	VSS		VSS	NC	NC	NC	VSS
AA	NC	NC	V _{DDQ}	NC	V _{DDQ}		V _{DDQ}	NC	V _{DDQ}	NC	NC
AB	NC	NC	VSS	V _{DD2}	VSS		VSS	V _{DD2}	VSS	NC	NC

[Top View]

NOTE :

1) ODT(CA)_[x] balls are wired to ODT(CA)_[x] pads of Rank 0 DRAM die. ODT(CA)_[x] pads for other ranks (if present) are disabled in the package.
2) In case ODT function is not used, ODT pin should be considered as NC.
3) ODT will be connected to rank 0. The ODT Input to rank 1 (if 2nd rank is present) will be connected to ground in the package
4) 0.8mm pitch (X-axis), 0.65mm pitch (Y-axis), 22 rows and Top view, A1 in top left corner



200-ball 512M x32 Discrete Package, 0.80mm x 0.65mm

	1	2	3	4	5	6 7	8	9	10	11	12
A	NC	NC	VSS	V _{DD2}	ZQ	0.80mm Pitch	NC	V _{DD2}	VSS	NC	NC
В	NC	DQ0_A	VDDQ	DQ7_A	VDDQ		VDDQ	DQ15_A	VDDQ	DQ8_A	NC
С	VSS	DQ1_A	DMI0_A	DQ6_A	VSS		VSS	DQ14_A	DMI1_A	DQ9_A	VSS
D	V _{DDQ}	vss	DQS0_T _A	VSS	V _{DDQ}		V _{DDQ}	vss	DQS1_T _A	VSS	V _{DDQ}
Е	VSS	DQ2_A	DQS0_C _A	DQ5_A	VSS		VSS	DQ13_A	DQS1_C _A	DQ10_A	VSS
F	V _{DD1}	DQ3_A	V _{DDQ}	DQ4_A	V _{DD2}		V _{DD2}	DQ12_A		DQ11_A	V _{DD1}
G	VSS	ODT_CA _A*1	VSS	V _{DD1}	VSS		VSS	V _{DD1}	VSS	NC	VSS
Н	V _{DD2}	CA0_A	NC	CS_A	V _{DD2}		V _{DD2}	CA2 _A	CA3_A	CA4_A	V _{DD2}
J	VSS	CA1_A	vss	CKE_A	NC		CK_t_A	CK_ c_A	VSS	CA5_A	VSS
К	V _{DD2}	vss	V _{DD2}	VSS	NC		NC	VSS	V _{DD2}	vss	V _{DD2}
L M											
N	V_{DD2}	vss	V _{DD2}	VSS	NC		NC	VSS	V _{DD2}	VSS	V _{DD2}
Ρ	vss	CA1_B	vss	СКЕ_В	NC		CK_t_B	CK_c_B	vss	CA5_B	vss
R	V _{DD2}	CA0_B	NC	CS_B	V _{DD2}		V _{DD2}	CA2_B	CA3_B	CA4_B	V _{DD2}
Т	vss	ODT_CA _B*1	vss	V _{DD1}	VSS		VSS	V _{DD1}	VSS	RESET_ n	VSS
U	V _{DD1}	DQ3_B	V _{DDQ}	DQ4_B	V _{DD2}		V _{DD2}	DQ12_B	V _{DDQ}	DQ11_B	V _{DD1}
V	vss	DQ2_B	DQS0_C _B	DQ5_B	VSS		VSS	DQ13_B	DQS1_C _B	DQ10_B	VSS
W	VDDQ	vss	DQS0_T _B	VSS	V _{DDQ}		V _{DDQ}	vss	DQS1_T _B	vss	V _{DDQ}
Y	vss	DQ1_B	DMI0_B	DQ6_B	VSS		VSS	DQ14_B	DMI1_B	DQ9_B	VSS
AA	NC	DQ0_B	V _{DDQ}	DQ7_B	V _{DDQ}		VDDQ	DQ15_B	V _{DDQ}	DQ8_B	NC
AB	NC	NC	VSS	V _{DD2}	VSS		VSS	V _{DD2}	VSS	NC	NC

NOTE :

[Top View]

1) ODT(CA)_[x] balls are wired to ODT(CA)_[x] pads of Rank 0 DRAM die. ODT(CA)_[x] pads for other ranks (if present) are disabled in the package. 2) In case ODT function is not used, ODT pin should be considered as NC.
3) ODT will be connected to rank 0. The ODT Input to rank 1 (if 2nd rank is present) will be connected to ground in the package



200-ball 1Gx32 Discrete Package, 0.80mm x 0.65mm

	1	2	3	4	5	6 7	8	9	10	11	12
A	NC	NC	VSS	V _{DD2}	ZQ0	0.80mm Pitch	ZQ1	V _{DD2}	VSS	NC	NC
В	NC	DQ0_A	V _{DDQ}	DQ7_A			V _{DDQ}	DQ15_A		DQ8_A	NC
С	VSS	DQ1_A	DMI0_A	DQ6_A	VSS		VSS	DQ14_A	DMI1_A	DQ9_A	vss
D	V _{DDQ}	VSS	DQS0_T _A	VSS			V _{DDQ}	VSS	DQS1_T _A	vss	VDDQ
Е	VSS	DQ2_A	DQS0_C _A	DQ5_A	VSS		VSS	DQ13_A	DQS1_C _A	DQ10_A	VSS
F	V _{DD1}	DQ3_A	V _{DDQ}	DQ4_A	V _{DD2}		V _{DD2}	DQ12_A		DQ11_A	V _{DD1}
G	VSS	ODT_CA _A*1	vss	V _{DD1}	VSS		VSS	V _{DD1}	VSS	NC	vss
Н	V _{DD2}	CA0_A	CS1_A	CS0_A	V _{DD2}		V _{DD2}	CA2_A	CA3_A	CA4_A	V _{DD2}
J	VSS	CA1_A	VSS	CKE0_A	CKE1_A		CK_t_A	CK_ c_A	VSS	CA5_A	VSS
к	V _{DD2}	VSS	V _{DD2}	VSS	NC		NC	VSS	V _{DD2}	vss	V _{DD2}
L											
М											
Ν	V _{DD2}	VSS	V _{DD2}	VSS	NC		NC	VSS	V _{DD2}	VSS	V _{DD2}
Ρ	VSS	CA1_B	VSS	CKE0_B	CKE1_B		CK_t_B	CK_c_B	VSS	CA5_B	VSS
R	V_{DD2}	CA0_B	CS1_B	CS0_B	V_{DD2}		V _{DD2}	CA2_B	CA3_B	CA4_B	V _{DD2}
Т	VSS	ODT_CA _B*1	VSS	V _{DD1}	VSS		VSS	V _{DD1}	VSS	RESET_ n	VSS
U	V _{DD1}	DQ3_B	V _{DDQ}	DQ4_B	V _{DD2}		V _{DD2}	DQ12_B	V _{DDQ}	DQ11_B	V _{DD1}
V	VSS	DQ2_B	DQS0_C _B	DQ5_B	VSS		VSS	DQ13_B	DQS1_C _B	DQ10_B	vss
W	VDDQ	VSS	DQS0_T _B	VSS				VSS	DQS1_T _B	VSS	V _{DDQ}
Y	VSS	DQ1_B	DMI0_B	DQ6_B	VSS		VSS	DQ14_B	DMI1_B	DQ9_B	VSS
AA	NC	DQ0_B	VDDQ	DQ7_B	VDDQ		VDDQ	DQ15_B		DQ8_B	NC
AB	NC	NC	VSS	V _{DD2}	VSS		VSS	V _{DD2}	VSS	NC	NC

NOTE :

[Top View]

1) ODT(CA)_[x] balls are wired to ODT(CA)_[x] pads of Rank 0 DRAM die. ODT(CA)_[x] pads for other ranks (if present) are disabled in the package. 2) In case ODT function is not used, ODT pin should be considered as NC.
3) ODT will be connected to rank 0. The ODT Input to rank 1 (if 2nd rank is present) will be connected to ground in the package



3.4 LPDDR4x SDRAM Package Dimension



1. ALL DIMENSION ARE IN MILLIMETERS.



4 FUNCTIONAL DESCRIPTION

The Low Power DDR4X (LPDDR[£]X) SDRAM is a high-speed synchronous Dynamic random-access memory internally configured with either 1 or 2 channels. Each channel is comprised of 16DQs and 8-banks. Refer to Table.2 for details of architecture.

This device contains the following number of bits:

8Gb has 8,589,934,592 bits,16Gb has 17,179,869,184 bits and 32Gb has 34,359,738,368 bits .

LPDDR4X devices use a 2 or 4 clocks architecture on the Command/Address (CA) bus to reduce the number of input pins in the system. The 6-bit CA bus contains command, address, and bank information. Each command uses 1, 2 or 4 clock cycle, during which command information is transferred on the positive edge of the clock. See command truth table for details.

These devices use a double data rate architecture on the DQ pins to achieve high speed operation. The double data rate architecture is essentially an 16n prefetch architecture with an interface designed to transfer two data bits per DQ every clock cycle at the I/O pins. A single read or write access for the LPDDR4X SDRAM effectively consists of a single 16n-bit wide, one clock cycle data transfer at the internal DRAM core and eight corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins. Read and write accesses to the LPDDR4X SDRAMs are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Activate command, which is then followed by a Read, Write or Mask Write command. The address and BA bits registered coincident with the Activate command are used to select the row and the Bank to be accessed. The address bits registered coincident with the Read, Write or Mask Write command are used to select the Bank and the starting column location for the burst access.

Prior to normal operation, the LPDDR4X SDRAM must be initialized. The following section provides detailed information covering device initialization, register definition, command description and device operation.

4.1 LPDDR4x ADDRESSING

[Table 2] LPDDR4x Addressing

Memory Density		8Gb	16Gb	32Gb
Memory Density (per Die	e)	8Gb	8Gb, Dual Dies	8Gb, Quad Dies
Configuration	Configuration		64Mb x 16DQ x 8 banks x 2 channels	64Mb x 16DQ x 8 banks x 2 channels x 2cs
Number of Channels		1	2	2
Number of Banks (per cl	nannel)	8	8	8
Array Pre-Fetch (bits, pe	r channel)	256	256	256
Number of Rows (per Ch	nannel)	65,536	65,536	65,536
Number of Columns (fet	ch boundaries)	64	64	64
Page Size (Bytes)		2048	2048	2048
Channel Density		8,589,934,592	8,589,934,592	17,179,869,184
Total Density		8,589,934,592	17,179,869,184	34,359,738,368
Bank Addresses		BA0-BA2	BA0-BA2	BA0-BA2
x16	Row Addresses ²⁾	R0-R15	R0-R15	R0-R15
	Column Addresses ^{1), 2)}	C0-C9	C0-C9	C0-C9
Burst Starting Address Boundary		64 - bit	64 - bit	64 - bit

NOTE :

2) Row and ColumnAddress values on the CA bus that are not used for a particular density be at valid logic levels.

3) For non - binary memory densities, only quarter of the row address space is invalid. When the MSB address bit is "HIGH", then the MSB - 1 address bit must be "LOW".

4) The row address input which violates restriction described in note 3 in this table may result in undefined or vendor specific behavior. Consult memory vendor for more information.

¹⁾ The lower two column addresses (C0-C1) are assumed to be "zero" and are not transmitted on the CA bus.



4.2 Simplified LPDDR4x State Diagram

LPDDR4x state diagram provides a simplified illustration of allowed state transitions and the related commands to control them. For a complete definition of the device behavior, the information provided by the state diagram should be integrated with the truth tables and timing specification. The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all the banks.

For the command definition, see datasheet of [Command Definition & Timing Diagram].



Figure 1. LPDDR4x: Simplified Bus Interface State Diagram-1





Figure 2. LPDDR4x: Simplified Bus Interface State Diagram -2

NOTE ·

1) From the Self-Refresh state the device can enter Power-Down, MRR, MRW, or MPC states. See the section on Self-Refresh for more information.

2) In IDLE state, all banks are precharged.

3) In the case of a MRW command to enter a training mode, the state machine will not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information

4) In the case of a MPC command to enter a training mode, the state machine may not automatically return to the IDLE state at the conclusion of training. See the applicable training section for more information.

 5) This simplified State Diagram is intended to provide an overview of the possible state transitions and the commands to control them. In particular, situations involving more than one bank, the enabling or disabling of on-die termination, and some other events are not captured in full detail.
 6) States that have an "automatic return" and can be accessed from more than one prior state (Ex. MRW from either Idle or Active states) will return to the state from when they were initiated (Ex. MRW from Idle will return to Idle).

7) The RESET_n pin can be asserted from any state, and will cause the SDRAM to go to the Reset State. The diagram shows RESET applied from the Power-On as an example, but the Diagram should not be construed as a restriction on RESET_n.



4.2.1 Power-up and Initialization

For power-up and reset initialization, in order to prevent DRAM from functioning improperly, default values of the following MR settings are defined as following table.

Item	MRS	Default setting	Description
FSP-OP/WR	MR13 OP[7:6]	00B	FS-OP/WR[0] are enabled
WLS	MR2 OP[6]	0B	Write Latency Set 0 is selected
WL	MR2 OP[5:3]	000B	WL = 4
RL	MR2 OP[2:0]	000B	RL = 6, nRTP = 8
nWR	MR1 OP[6:4]	000B	nWR = 6
DBI-WR/RD	MR3 OP[7:6]	00B	Write & Read DBI are disabled
CA ODT	MR11 OP[6:4]	000B	CA ODT is disabled
DQ ODT	MR11 OP[2:0]	000B	DQ ODT is disabled
Vref(ca) Setting	MR12 OP[6]	1B	Vref(ca) Range[1] enabled
Vref(ca) value	MR12 OP[5:0]	011101B	Range1: 50.4% of VDDQ
Vref(DQ) Setting	MR14 OP[6]	1B	Vref(DQ) Range[1] enabled
Vref(DQ) Value	MR14 OP[5:0]	011101B	Range1: 50.4% of VDDQ

4.2.1.1 Voltage Ramp and Device Initialization

The following sequence shall be used to power up the LPDDR4 device. Unless specified otherwise, these steps are mandatory. Note that the power-up sequence of all channels must proceed simultaneously.

1. While applying power (after Ta), RESET n is recommended to be LOW (≤0.2 x VDD2) and all inputs must be between VILmin and VIHmax. The device outputs remain at High-Z while RESET_n is held LOW. Power supply voltage ramp requirements are provided in Table - Voltage Ramp Conditions. VDD1 must ramp at the same time or earlier than VDD2. VDD2 must ramp at the same time or earlier than VDDQ.

[Table 4] Voltage Ramp Conditions

After	Applicable Conditions				
Ta is reached	VDD1 must be greater than VDD2				
	VDD2 must be greater than VDDQ - 200mV				

NOTE :

- 2) Voltage ramp conditions in above table apply between Ta and power-off (controlled or uncontrolled).
- 3) Tb is the point at which all supply and reference voltages are within their defined ranges.
- 4) Power ramp duration tINIT0 (Tb-Ta) must not exceed 20ms.
- 5) The voltage difference between any of VSS and VSSQ pins must not excess 100mV.
- 2. Following the completion of the voltage ramp (Tb), RESET n must be maintained LOW. DQ, DMI, DQS t and DQS c voltage levels must be between Vssq and Vddq during voltage ramp to avoid latch-up. CKE, CK_t, CK_c, CS_n and CA input levels must be between Vss and VDD2 during voltage ramp to avoid latch-up.
- 3. Beginning at Tb, RESET_n must remain LOW for at least tINIT1(Tc), after which RESET_n can be de-asserted to HIGH(Tc). At least 10ns before CKE de-assertion, CKE is required to be set LOW. All other input signals are "Don't Care".

¹⁾ Ta is the point when any power supply first reaches 300mV.





Figure 3. Power Ramp and Initialization Sequence

NOTE :

- 1) Training is optional and may be done at the system architects discretion. The training sequence after ZQ_CAL Latch(Th, Sequence7~9) in the above figure, is simplified recommendation and actual training sequence may vary depending on systems.
- 4. After RESET_n is de-asserted(Tc), wait at least tINIT3 before activating CKE. Clock(CK_t,CK_c) is required to be started and stabilized for tINIT4 before CKE goes active(Td). CS is required to be maintained LOW when controller activates CKE.
- 5. After setting CKE high, wait minimum of tINIT5 to issue any MRR or MRW commands(Te). For both MRR and MRW commands, the clock frequency must be within the range defined for tCKb. Some AC parameters (for example, tDQSCK) could have relaxed timings (such as tDQSCKb) before the system is appropriately configured.
- 6. After completing all MRW commands to set the Pull-up, Pull-down and Rx termination values, the DRAM controller can issue ZQCAL Start command to the memory(Tf). This command is used to calibrate VOH level and output impedance over process, voltage and temperature. In systems where more than one LPDDR4 DRAM devices share one external ZQ resistor, the controller must not overlap the ZQ calibration sequence of each LPDDR4 device. ZQ calibration sequence is completed after tZQCAL (Tg) and the ZQCAL Latch command must be issued to update the DQ drivers and DQ+CA ODT to the calibrated values.
- 7. After tZQLAT is satisfied (Th) the command bus (internal VREF(ca), CS, and CA) should be trained for high-speed operation by issuing an MRW command (Command Bus Training Mode). This command is used to calibrate the device's internal VREF and align CS/CA with CK for high-speed operation. The LPDDR4 device will power-up with receivers configured for low-speed operations, and VREF(ca) set to a default factory setting. Normal device operation at clock speeds higher than tCKb may not be possible until command bus training has been completed.

The command bus training MRW command uses the CA bus as inputs for the calibration data stream, and outputs the results asynchronously on the DQ bus. See command bus training in the MRW section for information on how to enter/ exit the training mode.

8. After command bus training, DRAM controller must perform write leveling. Write leveling mode is enabled when MR2 OP[7] is high(Ti). See write leveling section for detailed description of write leveling entry and exit sequence. In write leveling mode, the DRAM controller adjusts write DQS_t/_c timing to the point where the LPDDR4 device recognizes the start of write DQ data burst with desired write latency.



- 9. After write leveling, the DQ Bus (internal VREF(dq), DQS, and DQ) should be trained for high-speed operation using the MPC training commands and by issuing MRW commands to adjust VREF(dq)(Tj). The LPDDR4 device will power-up with receivers configured for low-speed operations and VREF(dq) set to a default factory setting. Normal device operation at clock speeds higher than tCKb should not be attempted until DQ Bus training has been completed. The MPC Read Calibration command is used together with MPC FIFO Write/ Read commands to train DQ bus without disturbing the memory array contents. See DQ Bus Training section for detailed DQ Bus Training sequence.
- 10. At Tk the LPDDR4 device is ready for normal operation, and is ready to accept any valid command. Any more registers that have not previously been set up for normal operation should be written at this time.

Parameter	Val	ue	Unit	Comment
	Min	Мах	1	
tINIT0		20	ms	Maximum Voltage Ramp Time
tINIT1	200		us	Minimum RESET_n LOW time after completion of voltage ramp
tINIT2	10		ns	Minimum CKE LOW time before RESET_n goes HIGH
tINIT3	2		ms	Minimum CKE LOW time after RESET_n goes HIGH
tINIT4	5		tCK	Minimum stable clock before first CKE HIGH
tINIT5	2		us	Minimum idle time before first MRW/MRR command
tZQCAL	1		us	ZQ Calibration time
tZQLAT	Max(30ns.8tCK)		ns	ZQCAL latch quite time
tCKb	Note 1, 2	Note 1, 2	ns	Clock cycle time during boot

[Table 5] Initialization Timing Parameters

NOTE :

1) Min tCKb guaranteed by DRAM test is 18ns.

2) The system may boot at a higher frequency than dictated by min tCKb. The higher boot frequency is system dependent

4.2.1.2 Reset Initialization with Stable Power

The following sequence is required for RESET at no power interruption initialization.

- 1. Assert RESET_n below 0.2 x VDD2 anytime when reset is needed. RESET_n needs to be maintained for minimum tPW_RESET. CKE must be pulled LOW at least 10 ns before de-asserting RESET_n
- 2. Repeat steps 4 to 10 in "Voltage Ramp and Device Initialization" section.

[Table 6] Reset Timing Parameters

Parameter	Va	lue	Unit	Comment
	Min	n Max		
tPW_RESET	100	-	ns	Minimum RESET_n low time for Reset Initialization with stable power



4.2.2 Power-off Sequence

4.2.2.1 Controlled Power-off

The following procedure is required to power off the device.

While powering off, CKE must be held LOW (≤0.2 X VDD2) and all other inputs must be between VILmin and VIHmax.

The device outputs remain at High-Z while CKE is held LOW. DQ, DMI, DQS_t and DQS_c voltage levels must be between VSSQ and VDDQ during voltage ramp to avoid latch-up. RESET_n, CK_t, CK_c, CS and CA input levels must be between VSS and VDD2 during voltage ramp to avoid latch-up.

Tx is the point where any power supply drops below the minimum value specified.

Tz is the point where all power supplies are below 300mV. After TZ, the device is powered off.

[Table 7] Power Supply Conditions for Power-off

Between	Applicable Conditions
TX and TZ	VDD1 must be greater than VDD2
	VDD2 must be greater than VDDQ - 200mV

NOTE :

1) The voltage difference between any of VSS, VSSQ pins must not exceed 100mV

4.2.2.2 Uncontrolled Power-off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

At Tx, when the power supply drops below the minimum values specified, all power supplies must be turned off and all power supply current capacity must be at zero, except any static charge remaining in the system.

After Tz (the point at which all power supplies first reach 300mV), the device must power off. During this period the relative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease with a slope lower than 0.5V/ µs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of the device.

[Table 8] Timing Parameters for Power-off

Symbol	Va	lue	Unit	Comment
	Min	Max		
tPOFF		2	s	Maximum Power-off ramp time



4.3 Mode Register Definition

4.3.1 Mode Register Assignment and Definition in LPDDR4x

shows the mode registers for LPDDR4x. Each register is denoted as "R" if it can be read but not written, "W" if it can be written but not read, and "R/W" if it can be read and written. A Mode Register Read command is used to read a mode register. A Mode Register Write command is used to write a mode register.

[Table 9] Mode Register Assignment in LPDDR4x

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
0	00 _H	Device Info.	R	CATR	RFU	Single Ended mode	R	ZQI	(R	FU)	Refresh mode
1	01 _H	Device Feature 1	W	RPST0		nWR0		RD- PRE0	WR- PRE0	E	3L
-				RPST1		nWR1		RD- PRE1	WR- PRE1	_	
2	02 _H	Device Feature 2	W	WR Lev	WL Select0		WL0			RL0	
					WL Select1		WL1			RL1	
3	03 _H	I/O Configuration-1	W	DBI-WR0 DBI-WR1	DBI-RD0 DBI-RD1		PDDS0 PDDS1		PPR Pro- tection		PU-CAL
4	04 _H	Refresh Rate	R/W	TUF	Therma	al Offset	PPRE	SR Abort	F	Refresh Ra	te
5	05 _H	Basic Configuration-1	R			LP	DDR4x Ma	anufacture	r ID		
6	06 _H	Basic Configuration-2	R				Revisi	on ID-1			
7	07 _H	Basic Configuration-3	R				Revisi	on ID-2			
8	08 _H	Basic Configuration-4	R	I/O v	width		De	nsity		Ту	pe
9	09 _H	Test Mode	W			Ven	dor Specif	ic Test Re	gister	I	
10	0A _H	IO Calibration	W				(RFU)				ZQ- RESET
11	0B _H	ODT Feature	W	(RFU)		CA ODTO		(RFU)		DQ ODT	
12	0C _H	VREF(ca) Setting/Range	R/W	(RFU) (RFU)	VR-CA0 VR-CA1				=0(ca) =1(ca)		
13	0D _H	CBT,RPT,VRO,VRCG, RRO, DM_DIS,FSP- WR,FSP-OP	W	FSP-OP	FSP-WR	DM_DIS	RRO	VRCG	VRO	RPT	CBT
14	0E _H	VREF(dq) Setting/Range	R/W	(RFU) (RFU)	VR-DQ0 VR-DQ1				F0(DQ) F1(DQ)		
15	0F _H	Lower-Byte Invert for DQ Calibration	W		Lc	ower-Byte	Invert Reg	jister for D		ion	
16	10 _H	PASR_Bank	W				PASR B	ank Mask			
17	11 _H	PASR_Segment	W				PASR Seg	ment Mas	k		
18	12 _H	IT-LSB	R			DC	QS Oscillat	or Count-L	SB		
19	13 _H	IT-MSB	R			DG	S Oscillat	or Count-N	ISB		
20	14 _H	Upper-Byte Invert for DQ Calibration	W		Up	oper-Byte	Invert Reg	ister for D	Q Calibrat	ion	
21	15 _H	RFU	N/A				(R	FU)			
22	16 _H	ODT Feature	W	(R	FU)	ODT- CA0	ODT- CS0	ODT- CK0		SoC ODT)
_			-	(R	FU)	ODT- CA1	ODT- CS1	ODT- CK1		SoC ODT	1



8Gb,16Gb,32Gb LPDDR4x SDRAM

[Table 9] Mode Register Assignment in LPDDR4x (Continued)

MR#	MA <7:0>	Function	Access	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
23	17 _H	DQS interval timer run time	W			DQS ir	nterval time	er run time	setting		
24	18 _H	TRR	R/W	TRR Mode	TR	RR Mode E	SAn	Unlim- ited MAC		MAC Valu	e
25	19 _H	PPR Resource	R	Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0
26:29	1A _H : 1D _H	RFU	N/A			R	eserved fo	r Future U	se		
30	1E _H	Reserved for Testing	N/A			Reserved	for Testin	g-SDRAM	will ignore)	
31	1F _H	RFU	N/A			R	eserved fo	or Future U	se		
32	20 _H	DQ Calibration Pattern A	W		[DQ Calibra	ation Patte	rn "A" (def	ault = 5A⊢	I)	
33:38	21 _H ~26 _H	(Do Not Use)	NA				Do N	ot Use			
39	27 _H	Reserved for Testing	N/A			Reserved	for Testin	g-SDRAM	will ignore)	
40	28 _H	DQ Calibration Pattern B	W		[DQ Calibra	ation Patte	rn "B" (def	ault = 3C⊦	1)	
41:47	29 _H ~2F _H	(Do Not Use)	NA				Do N	ot Use			
48:50	30 _H ~32 _H	RFU	NA				(R	FU)			
51	33 _H	Single Ended RDQS, WDQS,CLK	W		(1	RFU)		Single Ended Clock	Single Ended WDQS	Single Ended RDQS	(RFU)
52:63	34 _H ∼3F _H	RFU	NA				(R	FU)	11000	ND QO	

Applied when FSP = 0 Applied when FSP = 1

NOTE :
2) RFU bits shall be set to '0' during writes.
3) RFU bits shall be read as '0' during reads.
4) All mode registers that are specified as RFU or write-only shall return undefined data when read and DQS_t, DQS_c shall betoggled.
5) All mode registers that are specified as RFU shall not be written.
6) Writes to read-only registers shall have no impact on the functionality of the device.



MR0_Device Information (MA<7:0> = 00_H) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
CATR	(RFU)	Single ended mode	RZ	ZQI	(RI	=U)	Refresh mode

Function	Register Type	Operand	Data	Notes
Refresh mode		OP[0]	 0_B: Both legacy & modified refresh mode supported 1_B: Only modified refresh mode supported 	
RZQI (Built-in Self-Test for RZQ)	Read-only	OP[4:3]	 00_B: RZQ self-test not supported 01_B: ZQ-pin may connect to V_{SSQ} or float 10_B: ZQ-pin may short to V_{DDQ} 11_B: ZQ-pin self test completed, no error condition detected (ZQ-pin may not connect to V_{SSQ} or float, nor short to V_{DDQ}) 	1,2,3,4
Single ended mode		OP[5]	 0_B: No support for Single ended mode 1_B: Supports for Single ended mode 	6
CATR (CA Terminating Rank)		OP[7]	 0_B: CA for this rank is not terminated 1_B: Vendor specific 	5

NOTE :

1) RZQI MR value, if supported, will be valid after the following sequence: a. Completion of MPC ZQCAL Start command to either channel.

b. Completion of MPC ZQCAL Latch command to either channel then t_{ZQLAT} is satisfied.

RZQI value will be lost after Reset.

2) If the ZQ-pin is connected to VSSQ to set default calibration, OP[4:3] shall be set to 01_B. If the ZQ-pin is not connected to VSSQ, either OP[4:3] = 01_B or OP[4:3] = 10_B might indicate a ZQ-pin assembly error. It is recommended that the assembly error is corrected. 3) In the case of possible assembly error, the LPDDR4x device will default to factory trim settings for RON, and will ignore ZQ calibration commands. In either case, the

device may not function as intended.

4) In ZQ self-test returns OP[4:3] = 11B, the device has detected a resistor connected to the ZQ pin. However, this result cannot be used to validate the ZQ resistor value or that the ZQ resistor tolerance meets the specified limits (i.e 240- Ω +/- 1%). 5) CATR functionality is Vendor specific. CATR can either indicate the connection status of the ODTCA pad for the die or whether CA for the rank is terminated. Consult the ven-

dor device datasheet for details.

6) Support for Single Ended Mode is optional. If supported, Single Ended Write DQS, Read DQS and CK can be enabled in MR51



MR1 Device Feature 1 (MA<7:0> = 01_H) :

		OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
		RPST	r	WR (for A	AP)	RD-PRE	WR-PRE	E	iL			
Function	Reg	ister Type	Oper	rand				Data			Notes	
BL (Burst Length)			OP[1:0]	00 _B : BL=16 01 _B : BL=32 10 _B : BL=16 All others:	2 Sequentia 3 or 32 Sequ	Ì Í	he-fly)			1	
WR-PRE (WR Pre-amble Length)	Pre-amble Length) OP[2] 1 _B : WR Pre-amble = 2×tCK											
RD-PRE (RD Pre-amble Type)	$OP[3] \qquad \begin{array}{c} \textbf{OP}_B : \text{RD Pre-amble} = \text{Static (default)} \\ \textbf{1}_B : \text{RD Pre-amble} = \text{Toggle} \end{array}$											
nWR (Write-Recovery for Auto- Precharge commands)	W	'rite-only	OP[6:4]	000 _B : nWR 001 _B : nWR 010 _B : nWR 011 _B : nWR 100 _B : nWR 101 _B : nWR 110 _B : nWR	= 10 = 16 = 20 = 24 = 30 = 34	i)				2,5,6	
RPST (RD Post-Amble Length)			OP	[7]	0 _B : RD Pos 1 _B : RD Pos		-	fault)			4,5,6	

NOTE :

1) Burst length on-the-fly can be set to either BL=16 or BL=32 by setting the "BL" bit in the command operands. See the Command Truth Table.

2) The programmed value of nWR is the number of clock cycles the LPDDR4x device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto-precharge) enabled. See , "Frequency Ranges for RL, WL, and nWR Settings" later in this section.

3) For Read operations this bit must be set to select between a "toggling" pre-amble and a "Non-toggling" pre-amble. See the Read Preamble and Postamble section in Operation timing for a drawing of each type of pre-amble

4) OP[7] provides an optional READ post-amble with an additional rising and falling edge of DQS_t. The optional postamble cycle is provided for the benefit of certain memory controllers.

5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation. 7) Supporting the two physical registers for Burst Length: MR1 OP[1:0] as optional feature. Applications requiring support of both vendor options shall assure that both FSP-

OP[0] and FSP-OP[1] are set to the same code. Refer to vendor datasheets for detail.

Read L	_atency	Write L	atency			Lower Clock Fre-	Upper Clock Fre-		
No DBI	w/ DBI	Set "A"	Set "B"	nWR	nRTP	quency Limit (Greater than)	quency Limit (Same or less than)	Units	Notes
6	6	4	4	6	8	10	266		
10	12	6	8	10	8	266	533		
14	16	8	12			533	800		
20	22	10	18	20	8	800	1066	N 41 I	400450
24	28	12	22	24	10	1066	1333	MHz	1,2,3,4,5,6
28	32	14	26	30	12	1333	1600		
32	36	16	30	34	14	1600	1866		
36	40	18	34	40	16	1866	2133		

[Table 10] Read and Write Latencies

NOTE :

1) The LPDDR4x device should not be operated at a frequency above the Upper Frequency Limit, or below the Lower Frequency Limit, shown for each RL, WL, nRTP, or nWR value

2) DBI for Read operations is enabled in MR3 OP[6]. When MR3 OP[6]=0B, then the "No DBI" column should be used for Read Latency. When MR3 OP[6]=1B, then the "w/DBI" column should be used for Read Latency.

3) Write Latency Set "A" and Set "B" is determined by MR2 OP[6]. When MR2 OP[6]=0B, then Write Latency Set "A" should be used. When MR2 OP[6]=1B, then Write Latency Set "B" should be used.

4) The programmed value of nWR is the number of clock cycles the LPDDR4x device uses to determine the starting point of an internal Precharge operation after a Write burst with AP (auto precharge). It is determined by RU(tWR/tCK). 5) The programmed value of nRTP is the number of clock cycles the LPDDR4x device uses to determine the starting point of an internal Precharge operation after a Read

burst with AP (auto precharge). It is determined by RU(tRTP/tCK).

6) nRTP shown in this table is valid for BL16 only. For BL32, the SDRAM will add 8 clocks to the nRTP value before starting a precharge.



[Table 11] Burst Sequence for READ

BL	вт	C4	C3	62	C1	C 0										Bur	st C	ycl	e Ni	umt	oer a	and	Bu	rst /	٩dd	res	s Se	que	ence	;								
	ы	64	03	62	01	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
		V	0 _B	0 _B	0 _B	0 _B	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F																
16	seq	V	0 _B	1_{B}	0 _B	0 _B	4	5	6	7	8	9	А	В	С	D	Е	F	0	1	2	3																
10	зеч	V	1 _B	0_{B}	0 _B	0 _B	8	9	А	В	С	D	Е	F	0	1	2	3	4	5	6	7																
		V	1 _B	1 _B	0 _B	0 _B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	А	В																
		0 _B	0_{B}	0_{B}	0 _B	0 _B	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F
		0 _B	0_{B}	1 _B	0 _B	0 _B	4	5	6	7	8	9	А	В	С	D	Е	F	0	1	2	3	14	15	16	17	18	19	1A	1B	10	1D	1E	1F	10	11	12	13
		0 _B	1 _B	0 _B	0 _B	0 _B	8	9	А	В	С	D	Е	F	0	1	2	3	4	5	6	7	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17
33	seq	0 _B	1 _B	1 _B	0 _B	0 _B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	Α	В	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B
52	зеч	1 _B	0 _B	0 _B	0 _B	0 _B	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F
		1 _B	0_{B}	1 _B	0 _B	0 _B	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	4	5	6	7	8	9	А	В	С	D	Е	F	0	1	2	3
		1 _B	1 _B	0_{B}	0 _B	0 _B	18	19	1A	1B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	8	9	А	В	С	D	Е	F	0	1	2	3	4	5	6	7
		1 _B	1 _B	1 _B	0 _B	0 _B	1C	1D	1E	1F	10	11	12	13	14	15	16	17	18	19	1A	1B	С	D	Е	F	0	1	2	3	4	5	6	7	8	9	А	В

NOTE :

C0-C1 are assumed to be '0', and are not transmitted on the command bus.
 The starting burst address is on 64-bit (4n) boundaries.

[Table 12] Burst Sequence for Write

BI	3L BT C4 C3 C2 C1	C1	CO										Bur	st C	ycl	e Ni	umb	er a	and	Bui	rst /	١dd	ress	s Se	que	nce)											
				02	0.		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
16	seq	V	0	0	0	0	0	1	2	3	4	5	6	7	8	9	А	В	С	D	Е	F																
32	seq	0	0	0	0	0	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F	10	11	12	13	14	15	16	17	18	19	1A	1B	1C	1D	1E	1F

NOTE :

NOLE: 1) C0-C1 are assumed to be '0', and are not transmitted on the command bus. 2) The starting address is on 256-bit (16n) boundaries for Burst length 16. 3) The starting address is on 512-bit (32n) boundaries for Burst length 32. 4) C2-C3 shall be set to '0' for all Write operations.



MR2_Device Feature 2 (MA<7:0> = 02_{H}):

•		•••						
	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	WR Lev	WLS		WL			RL	

Function	Register Type	Operand	Data	Notes
RL (Read latency)		OP[2:0]	RL & nRTP for DBI-RD Disabled (MR3 OP[6]=0 _B) 000_B : RL=6, nRTP=8 (Default) 001_B : RL=10, nRTP=8 010_B : RL=14, nRTP=8 011_B : RL=20, nRTP=8 100_B : RL=24, nRTP=10 101_B : RL=28, nRTP=12 110_B : RL=32, nRTP=14 111_B : RL=36, nRTP=16 RL & nRTP for DBI-RD Enabled (MR3 OP[6]=1 _B) 000_B : RL= 6, nRTP=8 001_B : RL= 12, nRTP=8 010_B : RL= 22, nRTP=8 101_B : RL= 28, nRTP=10 101_B : RL= 32, nRTP=12 110_B : RL= 36, nRTP=14 111_B : RL= 36, nRTP=14	1,3,4
WL (Write latency)	Write only	OP[5:3]	$\label{eq:second} \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1,3,4
WLS (Write latency set)		OP[6]	0 _B : WL Set "A" (default) 1 _B : WL Set "B"	1,3,4
WR Leveling		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	2

NOTE :

 See Latency Code Frequency Table for allowable frequency ranges for RL/WL/nWR/nRTP.
 After a MRW to set the Write Leveling Enable bit (OP[7]=1_B), the LPDDR4x device remains in the MRW state until another MRW command clears the bit (OP[7]=0_B). No other commands are allowed until the Write Leveling Enable bit is cleared.

other commands are anowed until the write Leveling Enable bit is cleared.
3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



MR3_I/O Configuration 1 (MA<7:0> = 03_{H}):

1	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	DBI-WR	DBI-RD		PDDS		PPRP	WR PST	PU-CAL

Function	Register Type	Operand	Data	Notes
PU-Cal (Pull-up Calibration Point)		OP[0]	0 _B : V _{DDQ*0.6} 1 _B : V _{DDQ*0.5} (default)	1,4
WR PST (WR Post-Amble Length)		OP[1]	0 _B : WR Post-amble = 0.5×tCK (default) 1 _B : WR Post-amble = 1.5×tCK (Vendor specific function)	2,3,5
Post Package Repair Protection		OP[2]	 0_B: PPR protection disabled (default) 1_B: PPR protection enabled 	6
PDDS (Pull-Down Drive Strength)	Write only	OP[5:3]	$\begin{array}{c} 000_B: \mbox{ RFU} \\ 001_B: \mbox{ RZQ}/1 \\ 010_B: \mbox{ RZQ}/2 \\ 011_B: \mbox{ RZQ}/3 \\ 100_B: \mbox{ RZQ}/4 \\ 101_B: \mbox{ RZQ}/5 \\ 110_B: \mbox{ RZQ}/6 \mbox{ (default)} \\ 111_B: \mbox{ Reserved} \end{array}$	1,2,3
DBI-RD (DBI-Read Enable)		OP[6]	0 _B : Disabled (default) 1 _B : Enabled	2,3
DBI-WR (DBI-Write Enable)		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	2,3

NOTE :

1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re-calibration may be required as voltage and temperature vary.

2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.
3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.
4) For dual channel devices, PU-CAL setting is required as the same value for both Ch.A and Ch.B before issuing ZQ Cal start command.
5) Refer to the supplier data sheet for vender specific function. 1.5×tCK apply > 1.6GHz clock.
6) If MR3 OP[2] is set to 1b then PPR protection mode is enabled. The PPR Protection bit is a sticky bit and can only be set to 0b by a power on reset.
MR4 OP[4] controls entry to PPR Mode. If PPR protection is enabled then DRAM will not allow writing of 1 to MR4OP[4].



MR4_Refresh rate (MA<7:0> = 04_{H})

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TUF	Thermal Offset		PPRE	SR Abort	F	Refresh Rate	

Function	Register Type	Operand	Data	Notes
Refresh Rate	Read-only	OP[2:0]	 000_B: SDRAM Low temperature operating limit exceeded 001_B: 4x refresh 010_B: 2x refresh 011_B: 1x refresh (default) 100_B: 0.5x refresh 101_B: 0.25x refresh, no de-rating 110_B: 0.25x refresh, with de-rating 111_B: SDRAM High temperature operating limit exceeded 	1,2,3,4 7,8,9
SR Abort (Self Refresh Abort)	Write-only	OP[3]	0 _B : Disable (default) 1 _B : Enable	9,11
PPRE (Post-package repair entry/exit)	Write-only	OP[4]	0 _B : Exit PPR mode (default) 1 _B : Enter PPR mode	5,9
Thermal Offset (Vender Specific Func- tion)	Write-only	OP[6:5]	 00_B: No offset, 0~5°C gradient (default) 01_B: 5°C offset, 5~10°C gradient 10_B: 10°C offset, 10~15°C gradient 11_B: Reserved 	10
TUF (Temperature Update Flag)	Read-only	OP[7]	$0_{\mathbf{B}}$: No change in OP[2:0] since last MR4 read (default) $1_{\mathbf{B}}$: Change in OP[2:0] since last MR4 read	6,7,8

NOTE :

1) The refresh rate for each MR4 OP[2:0] setting applies to tREFI, tREFIpb and tREFW. OP[2:0]=011_B corresponds to a device temperature of 85°C. Other values require either a longer (2x, 4x) refresh interval at lower temperatures, or a shorter (0.5x, 0.25x) refresh interval at higher temperatures. If OP[2]=1_B, the device temperature is greater than 85°C. 2) At higher temperatures (>85°C), AC timing derating may be required. If derating is required the LPDDR4x will set OP[2:0]=110_B. See derating timing requirements in the

AC Timing section. 3) DRAM vendors may or may not report all of the possible settings over the operating temperature range of the device. Each vendor guarantees that their device will work at any temperature within the range using the refresh interval requested by their device.

4) The device may not operate properly when $OP[2:0]=000_B \text{ or }111_B$. 5) Post-package repair can be entered or exited by writing to OP[4].

6) When OP[7]=1_B, the refresh rate reported in OP[2:0] has changed since the last MR4 read. A mode register read from MR4 will reset OP[7] to '0'.

7) OP[7]=0_B at power-up. OP[2:0] bits are valid after initialization sequence (Te).

8) See the section on "Temperature Sensor" for information on the recommended frequency of reading MR4.

9) OP[6:3] bits that can be written in this register. All other bits will be ignored by the DRAM during a MRW to this register.

10) Refer to the supplier data sheet for vender specific function.

MR5_Basic Configuration 1 (MA<7:0> = 05_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
LPDDR4x Manufacturer ID								

Function	Register Type	Operand	Data	Notes
LPDDR4x Manufacturer ID	Read-only	OP[7:0]	0000 0001 _B	

MR6_Basic Configuration 2 (MA<7:0> = 06_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Revision ID-1							

Function	Register Type	Operand	Data	Notes
LPDDR4x Revision ID-1	Read-only	OP[7:0]	0000 1000 _B : I-version	1

NOTE :

1) MR6 is vendor specific.



MR7_Basic Configuration 3 (MA<7:0> = 07_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			Revisior	า ID-2			

Function	Register Type	Operand	Data	Notes
LPDDR4x Revision ID-2	Read-only	OP[7:1]	0000 000 _B	1

NOTE : 1) MR7 is vendor specific.

MR8_Basic Configuration 4 (MA<7:0> = 08_H) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
I/O width Density				nsity		Ту	/pe

Function	Register Type	Operand	Data	Notes
Туре		OP[1:0]	 00_B: LPDDR4 S16 SDRAM (16n pre-fetch) Standard VDDQ(1.1V) only 10_B: LPDDR4x S16 SDRAM (16n pre-fetch) LOW VDDQ(0.6V) only All Others: Reserved 	
Density	Read-only	OP[5:2]	$\begin{array}{c} 0000_{B}: 4\text{Gb} \text{ dual channel die / 2Gb single channel die} \\ 0001_{B}: 6\text{Gb} \text{ dual channel die / 3Gb single channel die} \\ 0010_{B}: 8\text{Gb} \text{ dual channel die / 4Gb single channel die} \\ 0011_{B}: 12\text{Gb} \text{ dual channel die / 6Gb single channel die} \\ 0100_{B}: 16\text{Gb} \text{ dual channel die / 8Gb single channel die} \\ 0101_{B}: 24\text{Gb} \text{ dual channel die / 12Gb single channel die} \\ 0110_{B}: 32\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0110_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0110_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0110_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0110_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} \text{ dual channel die / 16Gb single channel die} \\ 0100_{B}: 82\text{Gb} dual channel die / 16Gb single channel die / 16Gb $	
I/O width		OP[7:6]	00 _B : x16 (per channel) All Others : Reserved	

MR9_Test Mode (MA<7:0> = 09_{H}):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		Ver	ndor-specifi	c Test Reg	ister		

NOTE :

1) Only 00_H should be written to this register.

MR10_IO Calibration (MA<7:0> = 0A_H):

	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
				(RFU)				ZQ- Reset	
Function	Register Type	Opera	Ind				Data		Notes
ZQ-Reset	Write-only	OP[(9 _B : Normal O ∣ _B : ZQ Reset)efault)			1,2

NOTE :

1) See the AC Timing tables for calibration latency and timing

2) If the ZQ-pin is connected to V_{DDQ} through RZQ, either the ZQ calibration function or default calibration (via ZQ-Reset) is supported. If the ZQ-pin is connected to V_{SS}, the device operates with default calibration, and ZQ calibration commands are ignored. In both cases, the ZQ connection shall not change after power is applied to the device.



MR11_ODT Feature (MA<7:0> = $0B_H$):

		OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	1	
			OFU				UF2		OFU		
		(RFU)		CA ODT		(RFU)		DQ ODT		l	1
Function	Regi	ster Type	Opera	and				Data			
DQ ODT (DQ Bus Receiver On- Die-Termination)		ite oute	OP[2	200 0 201 10 10 10 10	00 _B : Disable 01 _B : RZQ/1 10 _B : RZQ/2 11 _B : RZQ/3 00 _B : RZQ/4 01 _B : RZQ/5 10 _B : RZQ/6 11 _B : RFU	`					
CA ODT (CA Bus Receiver On- Die-Termination)	vvr	ite-only	OP[6	::4] [:4] [10] [10]	00 _B : Disable 01 _B : RZQ/1 10 _B : RZQ/2 11 _B : RZQ/3 00 _B : RZQ/4 01 _B : RZQ/6 11 _B : RFU	`					

NOTE :

1) All values are "typical". The actual value after calibration will be within the specified tolerance for a given voltage and temperature. Re.calibration may be required as voltage and temperature vary.

2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address. 3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.



MR12_V_{REF(CA)} Setting/Range (MA<7:0> = 0C_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RFU)	VR-CA			V _{REI}	F(CA)		

Function	Register Type	Operand	Data	Notes
V _{REF(CA)} (V _{REF(CA)} Setting)	Read/Write	OP[5:0]	000000 _B : Thru . 110010 _B : See table below All Others: Reserved	1,2,3,5 ,6
VR-CA (V _{REF(CA)} Range)		OP[6]	0 _B : V _{REF(CA)} Range[0] enabled 1 _B : V _{REF(CA)} Range[1] enabled (default)	1,2,4,5 ,6

NOTE :

1) This register controls the $V_{\mathsf{REF}(\mathsf{CA})}$ levels.

2) A read to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

3) A write to OP[5:0] sets the internal $V_{REF(CA)}$ level for FSP[0] when MR13 $OP[6]=0_B$, or sets FSP[1] when MR13 $OP[6]=1_B$. The time required for $V_{REF(CA)}$ to reach the set level depends on the step size from the current level to the new level. See the section on $V_{REF(CA)}$ training for more information.

4) A write to OP[6] switches the LPDDR4x between two internal V_{REF(CA)} ranges. The range (Range[0] or Range[1]) must be selected when setting the V_{REF(CA)} reg- ister. The

value, once set, will be retained until overwritten, or until the next power-on or RESET event. 5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

[Table 13] V_{REF} Settings for Range[0] and Range[1]

Function	Operand	Range[0]	Values (%of V _{DDQ})	Range[1]] Values (%of V _{DDQ})	Notes
		000000_B : 15.0%	011010_B : 30.6%	000000_B : 32.9%	011010_B : 48.5%	
		000001_B : 15.6%	011011 _B : 31.2%	000001 _B : 33.5%	011011_B : 49.1%	
		000010 _B : 16.2%	011100_B : 31.8%	000010_B : 34.1%	011100_B : 49.7%	
		000011_B : 16.8%	011101_B : 32.4%	000011 _B : 34.7%	011101_B : 50.3% (Default)	
		000100 _B : 17.4%	011110_B : 33.0%	000100_B : 35.3%	011110_B : 50.9%	
		000101_B : 18.0%	011111_В : 33.6%	000101 _B : 35.9%	011111_B : 51.5%	
		000110 _B : 18.6%	100000 _B : 34.2%	000110_B : 36.5%	100000_B : 52.1%	
		000111_B : 19.2%	100001_B : 34.8%	000111_B : 37.1%	100001 _B : 52.7%	
		001000_B : 19.8%	100010_B : 35.4%	001000 _B : 37.7%	100010_B : 53.3%	
		001001_B : 20.4%	100011_B : 36.0%	001001 _B : 38.3%	100011_B : 53.9%	
		001010_B : 21.0%	100100_B : 36.6%	001010_B : 38.9%	100100_B : 54.5%	
		001011_B : 21.6%	100101 _B : 37.2%	001011_B : 39.5%	100101_B : 55.1%	
V _{REF}		001100_B : 22.2%	100110_B : 37.8%	001100_B : 40.1%	100110_B : 55.7%	4.0.0
Settings for	OP[5:0]	001101_B : 22.8%	100111_B : 38.4%	001101_B : 40.7%	100111_B : 56.3%	1,2,3
MR12		001110_B : 23.4%	101000_B : 39.0%	001110_B : 41.3%	101000_B : 56.9%	
		001111_B : 24.0%	101001_В : 39.6%	001111_B : 41.9%	101001 _B : 57.5%	
		010000_B : 24.6%	101010_B : 40.2%	010000_B : 42.5%	101010 _B : 58.1%	
		010001_B : 25.2%	101011_B : 40.8%	010001_B : 43.1%	101011_B : 58.7%	
		010010_B : 25.8%	101100_B : 41.4%	010010 _B : 43.7%	101100 _B : 59.3%	
		010011_B : 26.4%	101101_B : 42.0%	010011_B : 44.3%	101101_B : 59.9%	
		010100_B : 27.0%	101110_B : 42.6%	010100_B : 44.9%	101110_B : 60.5%	
		010101_B : 27.6%	101111_B : 43.2%	010101_B : 45.5%	101111_B : 61.1%	
		010110 _B : 28.2%	110000_B : 43.8%	010110_B : 46.1%	110000_B : 61.7%	
		010111 _B : 28.8%	110001_B : 44.4%	010111 _B : 46.7%	110001 [–] 62.3%	
		011000_B : 29.4%	110010_B : 45.0%	011000_B : 47.3%	110010 _B : 62.9%	
		011001 _B : 30.0%	All Others: Reserved	011001 _B : 47.9%	All Others: Reserved	

NOTE:

1) These values may be used for MR12 OP[5:0] to set the V_{REF(CA)} levels in the LPDDR4x. 2) The range may be selected in the MR12 register by setting OP[6] appropriately.

3) The MR12 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.



MR13_CBT,RPT,VRO,VRCG,RRO,DM_DIS,FSP-WR, FSP-OP (MA<7:0> = 0D_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
FSP-OP	FSP-WR	DMD	RRO	VRCG	VRO	RPT	CBT

Function	Register Type	Operand	Data	Notes
CBT (Command Bus Training)		OP[0]	0 _B : Normal Operation (default) 1 _B : Command Bus Training Mode Enabled	1
RPT (Read Preamble Training Mode)		OP[1]	0 _B : Disable (default) 1 _B : Enable	
VRO (V _{REF} Output)		OP[2]	$m{0}_B$: Normal operation (default) $m{1}_B$: Output the V _{REF(CA)} and V _{REF(DQ)} values on DQ bits	2
VRCG (V _{REF} Current Generator)		OP[3]	 0_B: Normal operation (default) 1_B: V_{REF} fast response (high current) mode 	3
RRO (Refresh Rate Option)	Write-only	OP[4]	0 _B : Disable codes 001 and 010 in MR4 OP[2:0] 1 _B : Enable all codes in MR4 OP[2:0]	4,5
DMD (Data Mask Disable)		OP[5]	 0_B: Data Mask Operation Enabled (default) 1_B: Data Mask Operation Disabled 	6
FSP-WR (Frequency Set Point Write/Read)		OP[6]	0 _B : Frequency-Set-Point [0] (default) 1 _B : Frequency-Set-Point [1]	7
FSP-OP (Frequency Set Point Operation Mode)		OP[7]	0 _B : Frequency-Set-Point [0] (default) 1 _B : Frequency-Set-Point [1]	8

NOTE :

1) A write to set OP[0]=1_B causes the LPDDR4x to enter the Command Bus training mode. When OP[0]=1_B and CKE goes

LOW, commands are ignored and the contents of CA[5:0] are mapped to the DQ bus. CKE must be brought HIGH before doing a MRW to clear this bit (OP[0]=0_R) and return to normal operation. See the Command Bus Training section for more information. 2) When set, the LPDDR4x will output the V_{REF(CA)} and V_{REF(DQ)} voltages on DQ pins. Only the "active" frequency-set-point, as defined by MR13 OP[7], will be output on the

DQ pins. This function allows an external test system to measure the internal VREF levels. The DQ pins used for VREF output are vendor specific.

3) When $OP[3]=1_B$, the V_{REF} circuit uses a high-current mode to improve V_{REF} settling time.

4) MR13 OP[4] RRO bit is valid only when MR0 OP[0]= 1_B. For LPDDR4x devices with MR0 OP[0] = 0_B, MR4 OP[2:0] bits are not dependent on MR13 OP4.

5) When OP[4] = 0_B, only 001_B and 010_B in MR4 OP[2:0] are disabled. LPDDR4x devices must report 011_B instead of 001_B or 010_B in this case. Controller should follow the refresh mode reported by MR4 OP[2:0], regardless of RRO setting. TCSR function does not depend on RRO setting.

6) When enabled (OP[5]=0_B) data masking is enabled for the device. When disabled (OP[5]=1_B), masked write command is illegal. See LPDDR4x Data Mask (DM) and Data Bus Inversion (DBIdc) Function in operation timing datasheet.

7) FSP-WR determines which frequency-set-point registers are accessed with MRW commands for the following functions such as V_{REF(CA)} Setting, V_{REF(CA)} Range, V_{REF(DQ)} Setting, V_{REF(DQ)} Range. For more information, refer to Frequency Set Point section in operations and timing spec.

8) FSP-OP determines which frequency-set-point register values are currently used to specify device operation for the following functions such as V_{REF(CA)} Setting, V_{REF(CA)} Range, V_{REF(DQ)} Setting, V_{REF(DQ)} Range. For more information, refer to Frequency Set Point section in operations and timing spec.



MR14_V_{REF(DQ)} Setting/Range (MA<7:0> = 0E_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
(RFU)	VR(DQ)	V _{REF(DQ)}						

Function	Register Type	Operand	Data	Notes
V _{REF(DQ)} (V _{REF(DQ)} Setting)	Read/Write	OP[5:0]	000000 _B : Thru . 110010 _B : See table below All Others: Reserved	1,2,3, 5,6
V _{REF(DQ)} (V _{REF(DQ)} Range)		OP[6]	0 _B : V _{REF(DQ)} Range [0] enabled 1 _B : V _{REF(DQ)} Range [1] enabled (default)	1,2,4, 5,6

NOTE :

1) This register controls the V_{REF(DQ)} levels for Frequency-Set-Point[1:0]. Values from either VR(DQ)[0] or VR(DQ)[1] may be selected by setting OP[6] appropriately.

2) A read (MRR) to this register places the contents of OP[7:0] on DQ[7:0]. Any RFU bits and unused DQ's shall be set to '0'. See the section on MRR Operation.

3) A write to OP[5:0] sets the internal $V_{REF(DQ)}$ level for FSP[0] when MR13 $OP[6]=0_B$, or sets FSP[1] when MR13 $OP[6]=1_B$. The time required for $V_{REF(DQ)}$ to reach the set level depends on the step size from the current level to the new level. See the section on $V_{REF(DQ)}$ training for more information.

4) A write to OP[6] switches the LPDDR4x between two internal V_{REF(DQ)} ranges. The range (Range[0] or Range[1]) must be selected when setting the V_{REF(DQ)} register. The value, once set, will be retained until overwritten, or until the next power-on or RESET event.

5) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

6) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). ignored by the device, and may be changed without affecting device operation.

[Table 14] VREF Settings for Range[0] and Range[1]

Function	Operand	Range[0]	Values (%of VDDQ)	Range[1]	Values (%of VDDQ)	Notes
		000000_B : 15.0%	011010_B : 30.6%	000000 _B : 32.9%	011010_B : 48.5%	
		000001 _B : 15.6%	011011 _B : 31.2%	000001 _B : 33.5%	011011_B : 49.1%	
		000010 _B : 16.2%	011100_B : 31.8%	000010_B : 34.1%	011100 B: 49.7%	
		000011_B : 16.8%	011101_B : 32.4%	000011 _B : 34.7%	011101_B : 50.3% (Default)	
		000100_B : 17.4%	011110_B : 33.0%	000100_B : 35.3%	011110_B : 50.9%	
		000101_B : 18.0%	011111_В : 33.6%	000101_B : 35.9%	011111_B : 51.5%	
		000110_B : 18.6%	100000_В : 34.2%	000110_B : 36.5%	100000_B : 52.1%	
		000111_B : 19.2%	100001 _B : 34.8%	000111_B : 37.1%	100001 _B : 52.7%	
		001000_B : 19.8%	100010_B : 35.4%	001000_B : 37.7%	100010 _B : 53.3%	
		001001_B : 20.4%	100011_B : 36.0%	001001 _B : 38.3%	100011 _B : 53.9%	
		001010_B : 21.0%	01010 _B : 21.0% 100100 _B : 36.6% 001010 _B : 38.9% 100100 _E	100100 _B : 54.5%		
	001011_B : 21.6%	100101 _B : 37.2%	001011_B : 39.5%	100101_B : 55.1%		
VREF		001100_B : 22.2%	100110_B : 37.8%	001100_B : 40.1%	100110_B : 55.7%	4.0.0
Settings for MR14	OP[5:0]	001101_B : 22.8%	100111_B : 38.4%	001101_B : 40.7%	100111_B : 56.3%	1,2,3
IVIT 14		001110_B : 23.4%	101000_B : 39.0%	001110_B : 41.3%	101000_B : 56.9%	
		001111_B : 24.0%	101001_В : 39.6%	001111_B : 41.9%	101001 _B : 57.5%	
		010000_B : 24.6%	101010_B : 40.2%	010000_B : 42.5%	101010_B : 58.1%	
		010001_B : 25.2%	101011_B : 40.8%	010001_B : 43.1%	101011 _B : 58.7%	
		010010_B : 25.8%	101100_B : 41.4%	010010_B : 43.7%	101100_B : 59.3%	
		010011_B : 26.4%	101101_B : 42.0%	010011_B : 44.3%	101101_B : 59.9%	
		010100_B : 27.0%	101110_B : 42.6%	010100_B : 44.9%	101110_B : 60.5%	
		010101_B : 27.6%	101111_B : 43.2%	010101_B : 45.5%	101111_B : 61.1%	
		010110_B : 28.2%	110000_B : 43.8%	010110_B : 46.1%	110000_B : 61.7%	
		010111_B : 28.8%	110001_B : 44.4%	010111_B : 46.7%	110001_В : 62.3%	
		011000_B : 29.4%	110010_B : 45.0%	011000_B : 47.3%	110010_B : 62.9%	
		011001_B : 30.0%	All Others: Reserved	011001_B : 47.9%	All Others: Reserved	

NOTE:

1) These values may be used for MR14 OP[5:0] to set the V_{REF(DQ)} levels in the LPDDR4x.
2) The range may be selected in the MR14 register by setting OP[6] appropriately.
3) The MR14 registers represents either FSP[0] or FSP[1]. Two frequency-set-points each for CA and DQ are provided to allow for faster switching between terminated and unterminated operation, or between different high-frequency setting which may use different terminations values.



MR15_Lower-Byte Invert for DQ Calibration (MA<7:0> = 0F_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Lower-Byte Invert Register for DQ Calibration							

Function	Register Type	Operand	Data	Notes
Lower-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[7:0] within a byte lane: $0_{\mathbf{B}}$: Do not invert $1_{\mathbf{B}}$: Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0]=55 _H	1,2,3

NOTE :

1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR15 OP[7:0]=00010101_B, then the DQ Calibration patterns transmitted on DQ[7,6,5,3,1] will not be inverted, but the DQ Calibration patterns transmitted on DQ[4,2,0] will be inverted. 2) DMI[0] is not inverted, and always transmits the "true" data contained in MR32/MR40. 3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

[Table 15] MR15 Invert Register Pin Mapping

PIN	DQ0	DQ1	DQ2	DQ3	DMI0	DQ4	DQ5	DQ6	DQ7
MR15	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

MR16_PASR_Bank Mask (MA<7:0> = 010_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
PASR Bank Mask							

Function	Register Type	Operand	Data	Notes
Bank [7:0] Mask	Write-only	OP[7:0]	0_B: Bank Refresh Enabled (default) : Unmasked 1 _B : Bank Refresh disabled : Masked	1

OP	Bank Mask	8-Bank SDRAM
0	XXXXXXX1	Bank 0
1	XXXXXX1X	Bank 1
2	XXXXX1XX	Bank 2
3	XXXX1XXX	Bank 3
4	XXX1XXXX	Bank 4
5	XX1XXXXX	Bank 5
6	X1XXXXXX	Bank 6
7	1XXXXXXX	Bank 7

NOTE :

When a mask bit is asserted (OP[n]=1), refresh to that bank is disabled.
 PASR bank-masking is on a per-channel basis. The two channels on the die may have different bank masking in dual channel devices.



MR17_PASR Segment Mask (MA<7:0> = 011_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
PASR Segment Mask								

Function	Register Type	Operand	Data	Notes
PASR Segment Mask	Write-only	OP[7:0]	0 _B : Segment Refresh enabled (default) 1 _B : Segment Refresh disabled	

Segment	ОР	Segment Mask	2Gb per channel R13:11	3Gb per channel R14:12	4Gb per channel R14:12	6Gb per channel R15:13	8Gb per channel R15:13	12Gb per channel R16:14	16Gb per channel R16:14	
0	0	XXXXXXX1	000 _B							
1	1	XXXXXX1X		001 _B						
2	2	XXXXX1XX		010 _B						
3	3	XXXX1XXX				011 _B				
4	4	XXX1XXXX				100 _B				
5	5	XX1XXXXX		101 _B						
6	6	X1XXXXXX	110 _B	Not	110 _B	Not	110 _B	Not	110 _B	
7	7	1XXXXXXX	111 _B	Allowed	111 _B	Allowed	111 _B	Allowed	111 _B	

NOTE :

1) This table indicates the range of row addresses in each masked segment. "X" is don't care for a particular segment.

2) PASR segment-masking is on a per-channel basis. The two channels on the die may have different segment masking in dual channel devices.

3) For 3Gb, 6Gb, and 12Gb per channel densities, OP[7:6] must always be LOW (=00B).

MR18_IT-LSB (MA<7:0> = 12_{H}) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	DQS Oscillator Count-LSB							

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 LSB DRAM DQS Oscillator Count	1,2,3

NOTE :

1) MR18 reports the LSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ. 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count. 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.

MR19_IT-MSB (MA<7:0> = 13_{H}) :

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
DQS Oscillator Count-MSB										

Function	Register Type	Operand	Data	Notes
DQS Oscillator (WR Training DQS Oscillator)	Read-only	OP[7:0]	0-255 MSB DRAM DQS Oscillator Count	1,2,3

NOTE :

1) MR19 reports the MSB bits of the DRAM DQS Oscillator count. The DRAM DQS Oscillator count value is used to train DQS to the DQ data valid window. The value reported

by the DRAM in this mode register can be used by the memory controller to periodically adjust the phase of DQS relative to DQ. 2) Both MR18 and MR19 must be read (MRR) and combined to get the value of the DQS Oscillator count. 3) A new MPC [Start DQS Oscillator] should be issued to reset the contents of MR18/MR19.



MR20_Upper-Byte Invert for DQ Calibration (MA<7:0> = 14_{H}):

OP7	OP5	OP4	OP3	OP2	OP1	OP0					
Upper-Byte Invert Register for DQ Calibration											

Function	Register Type	Operand	Data	Notes
Upper-Byte Invert for DQ Calibration	Write-only	OP[7:0]	The following values may be written for any operand OP[7:0], and will be applied to the corresponding DQ locations DQ[15:8] within a byte lane: $0_{\mathbf{B}}$: Do not invert $1_{\mathbf{B}}$: Invert the DQ Calibration patterns in MR32 and MR40 Default value for OP[7:0] = 55 _H	1,2

NOTE:

1) This register will invert the DQ Calibration pattern found in MR32 and MR40 for any single DQ, or any combination of DQ's. Example: If MR20 OP[7:0]=00010101B, then the DQ Calibration patterns transmitted on DQ[15,14,13,11,9] will not be inverted, but the DQ Calibration patterns transmitted on DQ[12,10,8] will be inverted. 2) DMI[1] is not inverted, and always transmits the "true" data contained in MR32/MR40.

3) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3-OP[6].

[Table 16] MR20 Invert Register Pin Mapping

PIN	DQ8	DQ9	DQ10	DQ11	DMI1	DQ12	DQ13	DQ14	DQ15
MR20	OP0	OP1	OP2	OP3	NO-Invert	OP4	OP5	OP6	OP7

MR21_ Low Speed CA Buffer (MA<7:0> = 015_{H}):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
(RI	=U)	Low Speed CA buffer			(RFU)		

Function	Register Type	Operand	Data	Notes
Low Speed CA Buffer	Write-only	UFIJI	0 _B : Normal CA Buffer (Default) 1 _B : Low Speed CA Buffer	1,2,3,4, 5,6,7

1) Support for the Low Speed CA Buffer feature enabled by MR21 OP[5] is optional. Refer to manufacturer data sheet for availability.

2) Low Speed CA Buffer feature can enable lower power for some manufacturers' designs. The maximum clock speed for this mode is vendor-specific, but is not above 800 MHz. Refer to manufacturer data sheet for details.

3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.

4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

5) After completing all the other MRW commands to set the values besides MR21 OP[5] setting, MR21 OP[5] can be enabled to "High". Low Power CA Buffer cannot be enabled prior to full device initialization (completion of Step 9 in power up sequence).

6) Low speed CA buffer is allowed to be enabled only when CA ODT is disabled.

7) SDRAM not supporting Low Speed CA Buffer will ignore MR21 OP[5] setting.



MR22_ODT Feature (MA<7:0> = 16_H):

		OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0	
	(RFU)			ODTD CA	ODTE- CS	ODTE- CK	SoC ODT			
Function	Regi	ster Type	Opera	nd				Data		Notes
SoC ODT (Controller ODT Value for VOH calibration)			OP[2	:0]	000 _B : Disable 001 _B : RZQ/1 010 _B : RZQ/2 011 _B : RZQ/3 100 _B : RZQ/4 101 _B : RZQ/5 110 _B : RZQ/6 111 _B : RFU	(illegal if M (illegal if M (illegal if M	R3 OP0=0 R3 OP0=0	в)		1,2,3
ODT-CK	VVr	ite-only	OP[3]	ODT bond PA 0 _B : ODT-CK 1 _B : ODT-CK	Enabled (2,3,4
ODT-CS			OP[4	4]	ODT bond PA D _B : ODT-CS 1 _B : ODT-CS	Enabled (D				2,3,4
ODTD-CA (CA ODT termination disable)			OP[{	ODT bond PAD is ignored						2,3,4

NOTE : 1) All values are "typical"

2) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address, or read from with an MRR command to this address.

3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point determined by the state of the FSP-OP bit (MR13 OP[7]). ignored by the device, and may be changed without affecting device operation. 4) LPDDR4x device ignore ODT bond PAD

[Table 17] DRAM PU strength & SoC ODT relation

VOH CAL			SoC ODT Value (MR22 OP[2:0])									
(MR3 OP0)		000 _B	001 _B	010 _B	011 _B	100 _B	101 _B	110 _B	111 _B			
0 _B	SoC ODT	Disable	illegal	RZQ/ 2=120ohm	illegal	RZQ/ 4=60ohm	illegal	illegal	RFU			
(VOH=VDDQ*3/5)	DRAM Pull-up	Default	N/A	RZQ/ 3=80ohm	N/A	RZQ/ 6=40ohm	N/A	N/A	RFU			
1 в (VOH=VDDQ/2)	SoC ODT	Disable	RZQ/ 1=240ohm	RZQ/ 2=120ohm	RZQ/ 3=80ohm	RZQ/ 4=60ohm	RZQ/ 5=48ohm	RZQ/ 6=40ohm	RFU			
	DRAM Pull-up	Default	RZQ/ 1=240ohm	RZQ/ 2=120ohm	RZQ/ 3=80ohm	RZQ/ 4=60ohm	RZQ/ 5=48ohm	RZQ/ 6=40ohm	RFU			

A) There is no corresponding RZQ/x value for 001B,011B,101B,110B when MR3 OP0 = 0B to support 3/5 VDDQ VOH value.


MR23_DQS Interval Timer Run Time (MA<7:0> = 17_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
		DQS i	nterval time	er run time	setting		

Function	Register Type	Operand	Data	Notes
DQS interval timer run time	Write-only	OP[7:0]	00000000B: DQS interval timer stop via MPC Command (Default) 00000001B: DQS timer stops automatically at 16 th clocks after timer start 00000010B: DQS timer stops automatically at 32 nd clocks after timer start 00000011B: DQS timer stops automatically at 48 th clocks after timer start 00000010B: DQS timer stops automatically at 48 th clocks after timer start 00000100B: DQS timer stops automatically at 64 th clocks after timer start 00000100B: DQS timer stops automatically at 64 th clocks after timer start	1,2

NOTE :

1) MPC command with OP[6:0]=1001101_B (Stop DQS Interval Oscillator) stops DQS interval timer in case of MR23 OP[7:0] = 00000000_B.

2) MPC command with OP[6:0]=1001101_B (Stop DQS Interval Oscillator) is illegal with non-zero values in MR23 OP[7:0].

MR24_TRR (MA<7:0> = 18_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
TRR Mode	TF	RR mode B	An	Unlim- ited MAC		MAC Value)

Function	Register Type	Operand	Data	Notes
MAC Value	Read-only	OP[2:0]	000 _B : Unknown when bit OP3 =0 ¹⁾ Unlimited when bit OP3=1 ²⁾ 001 _B : 700K 010 _B : 600K 011 _B : 500K 100 _B : 400K 101 _B : 300K 110 _B : 200K 111 _B : Reserved	
Unlimited MAC		OP[3]	0 _B : OP[2:0] define MAC value 1 _B : Unlimited MAC value ^{2), 3)}	
TRR Mode BAn	Write-only	OP[6:4]	000 _B : Bank 0 001 _B : Bank 1 010 _B : Bank 2 011 _B : Bank 3 100 _B : Bank 4 101 _B : Bank 5 110 _B : Bank 6 111 _B : Bank 7	
TRR Mode		OP[7]	0 _B : Disabled (default) 1 _B : Enabled	

NOTE :

1) Unknown means that the device is not tested for tMAC and pass/fail values are unknown.
2) There is no restriction to number of activates.
3) MR24 OP [2:0] is set to ZERO.



MR25_PPR Resources (MA<7:0> = 19_H):

Mode Register 25 contains one bit of readout per bank indicating that at least one resource is available for Post Package Repair programming.

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
Bank 7	Bank 6	Bank 5	Bank 4	Bank 3	Bank 2	Bank 1	Bank 0

Function	Register Type	Operand	Data	Notes
PPR Resource	Read-only	OP[7:0]	0 _B : PPR Resource is not available 1 _B : PPR Resource is available	

MR26-29_(RFU) (MA<7:0> = 1A_H - 1D_H):

MR30_Reserved for Testing (MA<7:0> = 1E_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0		
Valid 0 or 1									

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

NOTE :

1) This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.

MR31_(RFU) (MA<7:0> = 1F_H):

MR32_DQ Calibration Pattern A (MA<7:0>=20_H):



Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write	OP[7:0]	$\mathbf{X}_{\mathbf{B}}$: An MPC command with OP[6:0]=1000011 _B causes the device to return the DQ Calibration Pattern contained in this register and (followed by) the contents of MR40. A default pattern "5A _H " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. The contents of MR15 and MR20 will invert the data pattern for a given DQ (See MR15 for more information)	

MR33:38_(Do Not Use) (MA<7:0> = 21_H-26_H):

MR39_Reserved for Testing (MA<7:0> = 27_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0			
	Valid 0 or 1									

Function	Register Type	Operand	Data	Notes
SDRAM will ignore	Write-only	OP[7:0]	Don't care	1

NOTE :

1) This register is reserved for testing purposes. The logical data values written to OP[7:0] shall have no effect on SDRAM operation, however timings need to be observed as for any other MR access command.



MR40_DQ Calibration Pattern B (MA<7:0>=28_H):

ĺ	OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
			DQ Calibr	ation Patte	rn "B" (defa	ault = 3C _H)		

Function	Register Type	Operand	Data	Notes
Return DQ Calibration Pattern MR32 + MR40	Write-only		$\mathbf{X}_{\mathbf{B}}$: A default pattern "3C _H " is loaded at power-up or RESET, or the pattern may be overwritten with a MRW to this register. See MR32,for more information.	1,2,3

NOTE :

1) The pattern contained in MR40 is concatenated to the end of MR32 and transmitted on DQ[15:0] and DMI[1:0] when DQ Read Calibration is initiated via a MPC command. The pattern transmitted serially on each data lane, organized "little endian" such that the low-order bit in a byte is transmitted first. If the data pattern in MR40 is 27_H, then the first bit transmitted with be a '1', followed by '1', '1', '0', '0', '1', '0', and '0'. The bit stream will be 00100111_B.

2) MR15 and MR20 may be used to invert the MR32/MR40 data patterns on the DQ pins. See MR15 and MR22 for more information. Data is never inverted on the DMI[1:0] pins.

3) The data pattern is not transmitted on the DMI[1:0] pins if DBI-RD is disabled via MR3 OP[6].

4) No Data Bus Inversion (DBI) function is enacted during DQ Read Calibration, even if DBI is enabled in MR3 OP[6].

MR41:47_ (Do Not Use)(MA<7:0> = 29_H_2F_H):

MR48:50_(RFU) (MA<7:0> = 30H - 32H):

MR51_Single Ended RDQS, WDQS, Clock (MA<7:0> = 33_H):

OP7	OP6	OP5	OP4	OP3	OP2	OP1	OP0
	(RF	FU)		Single ended Clock	Single ended WDQS	Single ended RDQS	(RFU)

Function	Register Type	Operand	Data	Notes
Single ended RDQS		OP[1]	 0_B: Differential Read DQS (Default) 1_B: Single ended Read DQS 	1,2,3,4 ,5,
Single ended WDQS	Write-only OP[2]		 0_B: Differential Write DQS (Default) 1_B: Single ended Write DQS 	1,2,3,4 ,6
Single ended Clock		OP[3]	 0_B: Differential Clock (Default), CK_t /CK_c 1_B: Single ended Clock, Only CK_t 	1,2,3,4 ,7

NOTE :

1) The features described in MR51 are optional. Please check the vendor for the availability.

2) Device support for single ended mode features (MR51 OP[3:1]) is indicated in MR0 OP[5]

3) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. Only the registers for the set point determined by the state of the FSP-WR bit (MR13 OP[6]) will be written to with an MRW command to this MR address.

4) There are two physical registers assigned to each bit of this MR parameter, designated set point 0 and set point 1. The device will operate only according to the values stored in the registers for the active set point, i.e., the set point determined by the state of the FSP-OP bit (MR13 OP[7]). The values in the registers for the inactive set point will be ignored by the device, and may be changed without affecting device operation.

5) When single ended RDQS mode is enabled (MR51 $OP[1] = 1_b$), DRAM drives Read DQSB low or Hi-Z.

6) When single ended WDQS mode is enabled (MR51 OP[2] =1_b), Write DQSB is required to be at a valid logic level. A valid Write DQSB signal will meet this requirement. 7) When single ended Clock mode is enabled (MR51 OP[3] =1_b), CK_c is required to be the valid level required to be at a valid logic level. A valid CK_c signal will meet this

requirement.

When DRAM is operating with single-ended mode, both CLKB and write DQSB shall be on "Low" state at all times whereas read DQSB is always on "Hi-Z" state. Refer to the table below.

		Differential Mode	Single-Ended Mode
CLK	CLK	Valid	Valid
CLK	CLKB	Valid	0
Write	DQS	Valid	Valid
DQS	DQSB	Valid	0
Read	DQS	Valid	Valid
DQS	DQSB	Valid	Hi-Z

MR52:63_(RFU) (MA<7:0> = $34_{H} - 3F_{H}$) :



5 TRUTH TABLES

Operation or timing that is not specified is illegal, and after such an event, in order to guarantee proper operation, the LPDDR4x device must be reset or power-cycled and then restarted through the specified initialization sequence before normal operation can continue. CKE signal has to be held High when the commands listed in the command truth table input.

[Table 18] Command truth table

	SDR Com- mand Pins			S	DR CA pins	(6)			
SDRAM Command	CS	CA0	CA1	CA2	CA3	CA4	CA5	CK_t edge	Notes
Deselect (DES)	L		X						1,2
Multi-Purpose Command	Н	L	L	L	L	L	OP6	R1	10
(MPC)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,9
Precharge (PRE)	Н	L	L	L	L	Н	AB	R1	1001
(Per Bank, All Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4
Refresh (REF)	Н	L	L	L	Н	L	AB	R1	4004
(Per Bank, Àll Bank)	L	BA0	BA1	BA2	V	V	V	R2	1,2,3,4
Calf Define the Fintury (CDF)	Н	L	L	L	Н	Н	V	R1	1.0
Self Refresh Entry (SRE)	L			١	/	•		R2	1,2
	Н	L	L	Н	L	L	BL	R1	4 0 0 0 7 0
Write-1 (WR-1)	L	BA0	BA1	BA2	V	C9	AP	R2	1,2,3,6,7,9
	Н	L	L	Н	L	Н	V	R1	4.0
Self Refresh Exit (SRX)	L			١	/			R2	1,2
	Н	L	L	Н	Н	L	L	R1	1,2,3,5,6,9
Mask Write-1 (MWR-1)	L	BA0	BA1	BA2	V	C9	AP	R2	
RFU	Н	L	L	Н	Н	Н	V	R1	1.0
	L			١				R2	1,2
	Н	L	Н	L	L	L	BL	R1	1,2,3,6,7,9
Read-1 (RD-1)	L	BA0	BA1	BA2	V	C9	AP	R2	
CAS-2 (Write-2, Mask	Н	L	Н	L	L	Н	C8	R1	
Write-2, Read-2, MRR-2, MPC)	L	C2	C3	C4	C5	C6	C7	R2	1,8,9
,	Н	L	Н	L	Н	L	V	R1	
RFU	L			١	/			R2	1,2
	Н	L	Н	L	Н	Н	V	R1	
RFU	L			۱	/			R2	1,2
Mode Register Write-1	Н	L	Н	Н	L	L	OP7	R1	
(MRW-1)	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,11
Mode Register Write-2	Н	L	Н	Н	L	Н	OP6	R1	
(MRW-2)	L	OP0	OP1	OP2	OP3	OP4	OP5	R2	1,11
Mode Register Read-1	Н	L	Н	Н	Н	L	V	R1	
(MRR-1)	L	MA0	MA1	MA2	MA3	MA4	MA5	R2	1,2,12
	Н	L	Н	Н	Н	Н	V	R1	
RFU	L			۱.	1			R2	1,2
	Н	Н	L	R12	R13	R14	R15	R1	
Activate-1 (ACT-1)	L	BA0	BA1	BA2	V	R10	R11	R2	1,2,3,10
	Н	н	н	R6	R7	R8	R9	R1	
Activate-2 (ACT-2)	L	R0	R1	R2	R3	R4	R5	R2	1,10



NOTE:

1) All LPDDR4x commands except for Deselect are 2 clock cycle long and defined by states of CS and CA[5:0] at the first rising edge of clock. Deselect command is 1 clock cycle long. 2) "V" means "H" or "L" (a defined logic level). "X" means don't care in which case CA[5:0] can be floated.

3) Bank addresses BA[2:0] determine which bank is to be operated upon.

4) AB "HIGH" during Precharge or Refresh command indicates that command must be applied to all banks and bank address is a don't care.

5) Mask Write-1 command supports only BL 16. For Mark Write-1 command, CA5 must be driven LOW on first rising clock cycle (R1).

6) AP "HIGH" during Write-1, Mask Write-1 or Read-1 commands indicates that an auto-precharge will occur to the bank associated with the Write, Mask Write or Read command.

7) If Burst Length on-the-fly is enabled, BL "HIGH" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-Fly to BL=32. BL "LOW" during Write-1 or Read-1 command indicates that Burst Length should be set on-the-fly to BL=16. If Burst Length on-the-fly is disabled, then BL must be driven to defined logic level "H" or "L". 8) For CAS-2 commands (Write-2 or Mask Write-2 or Read-2 or MRR-2 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration), C[1:0] are not transmitted on the CA[5:0] bus and are assumed to be zero. Note that for CAS-2 Write-2 or CAS-2 Mask Write-2 command, C[3:2] must be driven LOW.

9) Write-1 or Mask Write-1 or Read-1 or Mode Register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be immediately followed by CAS-2 command consecutively without any other command in between. Write-1 or Mask Write-1 or Read-1 or mode register Read-1 or MPC (Only Write FIFO, Read FIFO & Read DQ Calibration) command must be issued first before issuing CAS-2 command. MPC (Only Start & Stop DQS Oscillator, Start & Latch ZQ Calibration) commands do not require CAS-2 command; they require two additional DES or NOP commands consecutively before issuing any other commands. 10) Activate-1 command must be immediately followed by Activate-2 command consecutively without any other command in between. Activate-1 command must be issued first before issuing Activate-2 command. Once Activate-1 command is issued, Activate-2 command must be issued before issuing another Activate-1 command.

11) MRW-1 command must be immediately followed by MRW-2 command consecutively without any other command in between. MRW-1 command must be issued first before issuing MRW-2 command.

12) MRR-1 command must be immediately followed by CAS-2 command consecutively without any other command in between. MRR-1 command must be issued first before issuing CAS-2 command.



5.1 CKE Truth Tables

[Table 19] LPDDR4x : CKE Table ^{1), 2), 3), 4), 8)}

Device Current State	CKE _{n-1}	CKEn	Command n	Operation	Device Next State	Notes
Active	L	L	Х	Maintain Active Power Down	Active Power Down	
Power Down	L	Н	Deselect	Exit Active Power Down	Active	5,6
Idle Power Down	L	L	Х	Maintain Idle Power Down Idle Power Do		
	L	н	Deselect	Exit Idle Power Down	Idle	5,6
	L	L	х	Maintain power-down state within Self Refresh	Self Refresh	
Self Refresh	L	Н	Deselect	Exit SREF power-down, enable command decode Self Refresh		5,6,7
	н	L	Deselect	Enter SREF Power-Down, disable command decode	Self Refresh	5,7
	н	Н	See Note 7	See Note 7	Self Refresh	7
Bank(s) Active	н	L	Deselect	Enter Active Power Down	Active Power Down	5
All Banks Idle	н	L	Deselect	Enter Idle Power Down Idle Power Down		5, 8
Command Entry	н	н		Refer to the Command Truth Table	9	

NOTE :

CKE is a strictly asynchronous input, and as such, has no relationship to CK.
 "X" means "don't care."
 "Current State" is the state of the LPDDR4x prior to a toggle of CKE.
 "CKEn-1" is the logic state of CKE prior to a CKE toggle event, and "CKEn" is the state of CKE after the toggle event.
 "Deselect" is the only valid command that can be present on the bus when CKE is toggled.

6) Power-Down exit time (tXP) should elapse before a command other than Deselect is issued. The clock must toggle at least twice during the tXP period, and must be stable before issuing a command.

30 When the device is in Self.Refresh, only MRR, MRW, or MPC commands are allowed. Certain restrictions apply to changing register contents via a MRW command during SREF. See MRW section for more information.
8) In the case of ODT disabled, all DQ output shall be Hi-Z. In the case of ODT enabled, all DQ shall be terminated to VSSQ.



5.2 State Truth Table

The truth tables provide complementary information to the state diagram, they clarify the device behavior and the applied restrictions when considering the actual state of all banks

[Table 20] Current	State	Bank n	- Command	to Bank n
--------------------	-------	--------	-----------	-----------

Current State	Command	Operation	Next State	NOTES
Any	NOP	Continue previous operation	Current State	
	ACTIVATE	Select and activate row	Active	
	Refresh (Per Bank)	Begin to refresh	Refreshing (Per Bank)	6
ldle	Refresh (All Bank)	Begin to refresh	Refreshing (All Bank)	7
luie	MRW	Write value to	MR Writing	7
	MRR	Read value from	Idle MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8, 13
	Read	Select column, and start read burst	Reading	10
Row	Write	Select column, and start write burst	Writing	10
Active	MRR	Read value from	Active MR Reading	
	Precharge	Deactivate row in bank or banks	Precharging	8
Pooding	Read	Select column, and start new read burst	Reading	9, 10
Reading	Write	Select column, and start write burst	Writing	9, 10, 11
Writing	Write	Select column, and start new write burst	Writing	9, 10
Writing	Read	Select column, and start read burst	Reading	9, 10, 12

NOTE :

1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.

2) All states and sequences not shown are illegal or reserved

3) Current State Definitions:

- Idle: The bank or banks have been precharged, and tRP has been met.

Active: A row in the bank has been activated, and tRCD has been met. No data bursts / accesses and no register accesses are in progress.

- Reading: A Read burst has been initiated, with Auto Precharge disabled.

Writing: A Write burst has been initiated, with Auto Precharge disabled.

4) The following states must not be interrupted by a command issued to the same bank. NOP commands or allowable commands to the other bank should be issued on any clock edge occurring during these states. Allowable commands to the other banks are determined by its current state and , and according to .
 Precharging: starts with the registration of a Precharge command and ends when tRP is met. Once tRP is met, the bank will be in the idlestate.
 Row Activating: starts with registration of an Activate command and ends when tRCD is met. Once tRCD is met, the bank will be in the 'Active' state.

- Read with AP Enabled: starts with the registration of the Read command with Auto Precharge enabled and ends when tRP has been met. Once tRP has been met, the bank will be in the idle state.

Write with AP Enabled: starts with registration of a Write command with Auto Precharge enabled and ends when tRP has been met. Once tRP is met, the bank will be in the idle state.

5) The following states must not be interrupted by any executable command; NOP commands must be applied to each positive clock edge during these states.

- Refreshing (Per Bank): starts with registration of a Refresh (Per Bank) command and ends when tRFCpb is met. Once tRFCpb is met, the bank will be in an 'idle' state. - Refreshing (All Bank): starts with registration of an Refresh (All Bank) command and ends when tRFCab is met. Once tRFCab is met, the device will be in an 'all banks idle' state.

- Idle MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Idle state.

- Active MR Reading: starts with the registration of a MRR command and ends when tMRR has been met. Once tMRR has been met, the bank will be in the Active state.

- Idle MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Idle state.

Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state.

- Precharging All: starts with the registration of a Precharge-All command and ends when tRP is met. Once tRP is met, the bank will be in the idle state.

6) Bank-specific: requires that the bank is idle and no bursts are in progress. 7) Not bank-specific; requires that all banks are idle and no bursts are in progress.

8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.

9) A command other than NOP should not be issued to the same bank while a Read or Write burst with Auto Precharge is enabled

10) The new Read or Write command could be Auto Precharge enabled or Auto Precharge disabled.

11) A Write command may be applied after the completion of the Read burst; burst terminates are not permitted.

12) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.

13) If a Precharge command is issued to a bank in the Idle state, tRP shall still apply.



[Table 21] Current State Bank n - Command to Bank m

Current State of Bank n	Command for Bank m	Operation	Next State for Bank m	NOTES
Any	NOP	Continue previous operation	Current State of Bank m	
Idle	Any	Any command allowed to Bank m	-	
	Activate	Select and activate row in Bank m	Active	6
-	Read	Select column, and start read burst from Bank m	Reading	7
Row Activating, Active,	Write	Select column, and start write burst to Bank m	Writing	7
or Precharging	Precharge	Deactivate row in bank or banks	Precharging	8
	MRR	Read value from	Idle MR Reading or Active MR Reading	9,10,
	Read	Select column, and start read burst from Bank m	Reading	7
Reading	Write	Select column, and start write burst to Bank m	Writing	7,12
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,14
Writing/Masked Writing	Write	Select column, and start write burst to Bank m	Writing	7
(Autoprecharge dis- abled)	Activate	Select and activate row in Bank m	Active	
,	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13
Reading with	Write	Select column, and start write burst to Bank m	Writing	7,12,13
Autoprecharge	Activate	Select and activate row in Bank m	Active	
-	Precharge	Deactivate row in bank or banks	Precharging	8
	Read	Select column, and start read burst from Bank m	Reading	7,13,14
Writing/Masked Writ- ing with	Write	Select column, and start write burst to Bank m	Writing	7,13
Autoprecharge	Activate	Select and activate row in Bank m	Active	
	Precharge	Deactivate row in bank or banks	Precharging	8

NOTE :

1) The table applies when both CKEn-1 and CKEn are HIGH, and after t_{XSR} or t_{XP} has been met if the previous state was Self Refresh or Power Down.

2) All states and sequences not shown are illegal or reserved.

3) Current State Definitions:

- Idle: The bank has been precharged, and tRP has been met.

Active: A row in the bank has been activated, and tRCD has been met. No data bursts/accesses and no register accesses are in progress.
 Reading: A Read burst has been initiated, with Auto Precharge disabled.

- Writing: A Write burst has been initiated, with Auto Precharge disabled

4) Refresh, Self-Refresh, and Mode register Write commands may only be issued when all bank are idle.

5) The following states must not be interrupted by any executable command; NOP commands must be applied during each clock cycle while in these states:

- Idle MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Idle state.

- Active MR Reading: starts with the registration of a MRR command and ends when t_{MRR} has been met. Once t_{MRR} has been met, the bank will be in the Active state.

- Idle MR Writing: starts with the registration of a MRW command and ends when t_{MRW} has been met. Once t_{MRW} has been met, the bank will be in the Idle state. - Active MR Writing: starts with the registration of a MRW command and ends when tMRW has been met. Once tMRW has been met, the bank will be in the Active state. 6) t_{RRD} must be met between Activate command to Bank n and a subsequent Activate command to Bank m. Additionally, in the case of multiple banks activated, t_{FAW} must be satisfied.

7) Reads or Writes listed in the Command column include Reads and Writes with Auto Precharge enabled and Reads and Writes with Auto Precharge disabled.

8) This command may or may not be bank specific. If all banks are being precharged, they must be in a valid state for precharging.

9) MRR is allowed during the Row Activating state (Row Activating starts with registration of an Activate command and ends when t_{RCD} is met.)

10) MRR is allowed during the Precharging state. (Precharging starts with registration of a Precharge command and ends when t_{RP} is met.)

11) The next state for Bank m depends on the current state of Bank m (Idle, Row Activating, Precharging, or Active). The reader shall note that the state may be in transition when a MRR is issued. Therefore, if Bank m is in the Row Activating state and Precharging, the next state may be Active and Precharge dependent upon t_{RCD} and t_{RP} respectively.

12) A Write command may be applied after the completion of the Read burst, burst terminates are not permitted.

13) Read with auto precharge enabled or a Write with Auto Precharge enabled may be followed by any valid command to other banks provided that the timing restrictions described in the Precharge & Auto Precharge clarification table are followed.

14) A Read command may be applied after the completion of the Write burst, burst terminates are not permitted.



6 ABSOLUTE MAXIMUM DCRATINGS

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

[Table 22] Absolute Maximum DC Ratings

Parameter	Symbol	Min	Max	Units	Notes
V_{DD1} supply voltage relative to V_{SS}	V _{DD1}	-0.4	2.1	V	1
V_{DD2} supply voltage relative to V_{SS}	V _{DD2}	-0.4	1.4	V	1
V _{DDQ} supply voltage relative to V _{SSQ}	V _{DDQ}	-0.4	1.4	V	1
Voltage on any ball except V_{DD1} relative to V_{SS}	V _{IN} , V _{OUT}	-0.4	1.4	V	
Storage Temperature	T _{STG}	-55	125	°C	2

NOTE :

See Power Ramp for relationships between power supplies.
 Storage Temperature is the case surface temperature on the center/top side of the LPDDR4x device. For the measurement conditions, please refer to JESD51-2 standard.

AC & DC OPERATING CONDITIONS 7

7.0 Recommended DC Operating Conditions

[Table 23] Recommended DC Operating Conditions

Symbol	DRAM		Unit	Notes		
	DRAW	Min	Тур	Мах	Onit	Notes
VDD1	Core 1 Power	1.70	1.80	1.95	V	1,2
VDD2	Core 2 Power / Input Buffer Power	1.06	1.10	1.17	V	1,2,3
VDDQ	I/O Buffer Power	0.57	0.60	0.65	V	2,3

NOTE :

1) VDD1 uses significantly less current than VDD2.

2) The voltage range is for DC voltage only. DC is defined as the voltage supplied at the DRAM and is inclusive of all noise up to 20MHz at the DRAM package ball.

3) The voltage noise tolerance from DC to 20MHz exceeding a pk-pk tolerance of 45mv at the DRAM ball is not included in the TdIVW.

7.1 Input Leakage Current

[Table 24] Input Leakage Current

Parameter/Condition	Symbol	Min	Мах	Unit	Notes
Input Leakage current	۱ _L	-4	4	uA	1,2

NOTE :

1) For CK_t, CK_c, CKE, CS, CA, ODT_CA and RESET_n. Any input $0V \le VIN \le VDD2$ (All other pins not under test = 0V). 2) CA ODT is disabled for CK_t, CK_c, CS, and CA.

7.2 Input/Output Leakage Current

Parameter/Condition	Symbol	Min.	Max.	Unit	Notes
Input/Output Leakage current	I _{OZ}	-5	5	uA	1,2

NOTE :

1) For DQ, DQS t, DQS c and DMI. Any I/O $0V \le V_{OUT} \le V_{DDO}$.

2) I/Os status are disabled: High Impedance and ODT Off.

7.3 Operating Temperature Range

[Table 25] Operating Temperature Range

Parameter/Condition	Symbol	Min	Мах	Unit
Industrial	T _{OPER}	-40	95	°C

NOTE :

1) Operating Temperature is the case surface temperature on the center top side of the LPDDR4x device. For the measurement conditions, please refer to JESD51-2. 2) Either the device case temperature rating or the temperature sensor (See "Temperature Sensor" on [Command Definition & Timing Diagram]) may be used to set an appropriate refresh rate, determine the need for AC timing de-rating and/or monitor the operating temperature. When using the temperature sensor, the actual device case temperature may be higher than the TOPER rating that applies for the Standard or Extended Temperature Ranges. For example, TCASE may be above 85°C when the temperature sensor indicates a temperature of less than 85°C.



AC AND DC INPUT MEASUREMENT LEVELS 8 8.0 1.1V High speed LVCMOS (HS LLVCMOS)

8.0.1 Standard specifications

All voltages are referenced to ground except where noted.

8.0.2 DC electrical characteristics

8.0.2.1 LPDDR4x Input Level for CKE

This definition applies to CKE A/B.

[Table 26] LPDDR4x Input Level for CKE

Parameter	Symbol	Min.	Max.	Unit	Note
Input high level (AC)	V _{IH(AC)}	0.75 × V _{DD2}	V _{DD2} + 0.2	V	1
Input low level (AC)	V _{IL(AC)}	-0.2	0.25 × V _{DD2}	V	1
Input high level (DC)	V _{IH(DC)}	0.65 × V _{DD2}	V _{DD2} + 0.2	V	
Input low level (DC)	V _{IL(DC)}	-0.2	0.35 × V _{DD2}	V	

NOTE :



Figure 4. LPDDR4x Input AC timing definition for CKE

1) Refer LPDDR4x AC Over/Undershoot section.

1-1). AC level is guaranteed transition point.1-2). DC level is hysteresis.

8.0.2.2 LPDDR4x Input Level for Reset_n and ODT_CA

This definition applies to Reset_n and ODT_CA.

[Table 27] LPDDR4x Input Level for Reset_n and ODT_CA

Parameter	Symbol	Min.	Max.	Unit	Note
Input high level	VIH	0.80 × V _{DD2}	V _{DD2} + 0.2	V	1
Input low level	VIL	-0.2	0.20× V _{DD2}	V	1

NOTE :

1) Refer LPDDR4x AC Over/Undershoot section.



Figure 5. LPDDR4x Input AC timing definition for Reset n and ODT CA



8.1 AC Over/Undershoot

8.1.1 LPDDR4x AC Over/Undershoot

[Table 28] LPDDR4x AC Over/Undershoot

Parameter	Specification
Maximum peak amplitude allowed for overshoot area.	0.35V
Maximum peak amplitude allowed for undershoot area.	0.35V
Maximum overshoot area above V _{DD} /V _{DDQ} .	0.8V
Maximum undershoot area below V _{SS} /V _{SSQ} .	0.8V



Figure 6. AC Overshoot and Undershoot Definition for Address and Control Pins



8.2 Differential Input Voltage

8.2.1 Differential Input Voltage for CK

The minimum input voltage need to satisfy both Vindiff_CK and Vindiff_CK /2 specification at input receiver and their measurement period is 1tCK. Vindiff CK is the peak to peak voltage centered on 0 volts differential and Vindiff CK /2 is max and min peak voltage from 0V.



Figure 7. CK Differential Input Voltage

[Table 29] CK differential input voltage

		Data Rate							
Parameter	Symbol 1600/186		1866 ^{a)}	66 ^{a)} 2133/2400/3200		3733/4266		Unit	Note
		Min	Мах	Min	Мах	Min	Мах		
CK differential input voltage	Vindiff_CK	420	-	380	-	360	-	mV	1

NOTE:

 1) The peak voltage of Differential CK signals is calculated in a following equation.

 Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage)

 Max Peak Voltage = Max(f(t))

 Min Peak Voltage = Min(f(t))

 f(t) = VCK_t - VCK_c

 Output:
 Doe

 Differential CK signals is calculated in a following equation.

 Vindiff_CK = (Max Peak Voltage) - (Min Peak Voltage)

 Max Peak Voltage = Max(f(t))

 f(t) = VCK_t - VCK_c

 Output:
 Description:

 Max Peak Voltage = Max(f(t))

a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.



8.2.2 Peak voltage calculation method

The peak voltage of Differential Clock signals are calculated in a following equation. VIH.DIFF.Peak Voltage = Max(f(t)) VIL.DIFF.Peak Voltage = Min(f(t)) f(t) = VCK_t - VCK_c



Figure 8. Definition of differential Clock Peak Voltage

NOTE: 1) VREFCA is LPDDR4x internal setting value by VREF Training.



8.2.3 Single-Ended Input Voltage for Clock

The minimum input voltage need to satisfy both Vinse_CK, Vinse_CK_High/Low specification at input receiver.



Figure 9. Clock Single-Ended Input Voltage

NOTE: 1) VREFCA is LPDDR4x internal setting value by VREF Training.

[Table 30] Clock Single-Ended input voltage

				Data Rate					
Parameter	Symbol	1600/1866 ¹⁾		2133/2400/3200		3733/4266		Unit	
		Min	Мах	Min	Мах	Min	Max		
Clock Single-Ended input voltage	Vinse_CK	210	-	190	-	180	-	mV	
Clock Single-Ended input voltage High from VREFDQ	Vinse_CK_High	105	-	95	-	90	-	mV	
Clock Single-Ended input voltage Low from VREFDQ	Vinse_CK_Low	105	-	95	-	90	-	mV	

NOTE :

1) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.



8.2.4 Differential Input Slew Rate Definition for Clock

Input slew rate for differential signals (CK_t, CK_c) are defined and measured as shown in Figure 10. and the following Tables.



Time

Figure 10. Differential Input Slew Rate Definition for CK_t, CK_c 1) Differential signal rising edge from VILdiff_CK to VIHdiff_CK must be monotonic slope. 2) Differential signal falling edge from VIHdiff_CK to VILdiff_CK must be monotonic slope.

[Table 31] Differential Input Slew Rate Definition for CK_t, CK_c

	Description	From	То	Defined by
ſ	Differential input slew rate for rising edge(CK_t - CK_c)	VILdiff_CK	VIHdiff_CK	VILdiff_CK - VIHdiff_CK /DeltaTRdiff
ſ	Differential input slew rate for falling edge(CK_t - CK_c)	VIHdiff_CK	VILdiff_CK	VILdiff_CK - VIHdiff_CK /DeltaTFdiff

[Table 32] Differential Input Level for CK_t, CK_c

Parameter	Symbol 1600/1866		1866 ¹⁾	2133/2400/3200		3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_CK	175	-	155	-	145	-	mV	
Differential Input Low	VILdiff_CK	-	-175	-	-155	-	-145	mV	

NOTE : 1) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

[Table 33] Differential Input Slew Rate for CK_t, CK_c

Parameter				Data	Rate				
	Symbol	1600/1866		2133/2400/3200		3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate for Clock	SRIdiff_CK	2	14	2	14	2	14	V/ns	



8.2.5 Differential Input Cross Point Voltage for Clock

The cross point voltage of differential input signals (CK_t, CK_c) must meet the requirements in [Table 34]. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is V_{REF}CA.



Figure 11. Vix Definition (Clock)

[Table 34] Cross point voltage for differential input signals (Clock)

		Data Rate							
Parameter	Symbol	1600/1866 ^{a)}		2133/2400/3200		3733/4266		Unit	Note
		Min	Max	Min	Мах	Min	Max		
Clock Differential input cross point voltage ratio	Vix_CK_ratio	-	25	-	25	-	25	%	1,2

NOTE :

1) Vix_CK_Ratio is defined by this equation: Vix_CK_Ratio = Vix_CK_FR/[Min(f(t))]
2) Vix_CK_Ratio is defined by this equation: Vix_CK_Ratio = Vix_CK_RF/Max(f(t))
a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.



8.2.6 AC/DC Input level for ODT input

[Table 35] LPDDR4x Input Level for ODT

	Symbol		Мах	Unit	Note
V _{IHODT(AC)}	ODT Input High Level (AC)	0.75 × V _{DD}	V _{DD} + 0.2	V	1
V _{ILODT(AC)}	ODT Input Low Level (AC)	-0.2	0.25 × V _{DD}	V	1
V _{IHODT(DC)}	ODT Input High Level (DC)	0.65 × V _{DD}	V _{DD} + 0.2	V	
V _{ILODT(DC)}	ODT Input Low Level (DC)	-0.2	0.35 × V _{DD}	V	

NOTE :

1) See Overshoot and Undershoot Specifications.



8.2.7 Differential Input Voltage for DQS

The minimum input voltage need to satisfy both Vindiff_DQS and Vindiff_DQS /2 specification at input receiver and their measurement period is 1UI(tCK/ 2). Vindiff DQS is the peak to peak voltage centered on 0 volts differential and Vindiff DQS /2 is max and min peak voltage from 0V.



Figure 12. DQS Differential Input Voltage

[Table 36] DQS differential input voltage

Parameter	Symbol	ol 1600/1866 ^{a)}		2133/2400/3200		3733/4266		Unit	Note
		Min	Мах	Min	Мах	Min	Мах		
DQS differential input	Vindiff_DQS	360	-	360	-	340	-	mV	1

NOTE :

1) The peak voltage of Differential DQS signals is calculated in a following equation. Vindiff_DQS = (Max Peak Voltage) - (Min Peak Voltage) Max Peak Voltage = Max(f(t))

Min Peak Voltage = Min(f(t)) f(t) = VDQS_t - VDQS_c a) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.



8.2.8 Peak voltage calculation method

The peak voltage of Differential DQS signals are calculated in a following equation. VIH.DIFF.Peak Voltage = Max(f(t)) VIL.DIFF.Peak Voltage = Min(f(t)) f(t) = VDQS_t - VDQS_c



Figure 13. Definition of differential DQS Peak Voltage



8.2.9 Single-Ended Input Voltage for DQS

The minimum input voltage need to satisfy both Vinse_DQS, Vinse_DQS_High/Low specification at input receiver.



Time

Figure 14. DQS Single-Ended Input Voltage

[Table 37] DQS Single-Ended input voltage

				Data					
Parameter	Symbol	1600/1866 ^{a)}		2133/2400/3200		3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
DQS Single-Ended input voltage	Vinse_DQS	180	-	180	-	170	-	mV	
DQS Single-Ended input voltage High from VrefDQ	Vinse_DQS_High	90	-	90	-	85	-	mV	
DQS Single-Ended input voltage Low from VrefDQ	Vinse_DQS_Low	90	-	90	-	85	-	mV	

NOTE : 1) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.



8.2.10 Differential Input Slew Rate Definition for DQS

Input slew rate for differential signals (DQS_t, DQS_c) are defined and measured as shown in Figure 15. and [Table 38].



Time

Figure 15. Differential Input Slew Rate Definition for DQS_t, DQS_c

[Table 38] Differential Input Slew Rate Definition for DQS_t, DQS_c

Description	From	То	Defined by
Differential input slew rate for rising edge (DQS_t - DQS_c)	VILdiff_DQS	VIHdiff_DQS	VILdiff_DQS - VIHdiff_DQS /DeltaTRdiff
Differential input slew rate for falling edge (DQS_t - DQS_c)	VIHdiff_DQS	VILdiff_DQS	VILdiff_DQS - VIHdiff_DQS /DeltaTFdiff

[Table 39] Differential Input Level for DQS_t, DQS_c

Parameter	Symbol	Symbol 1600/18		1866 ¹⁾ 2133/2400/3200		3733/4266		Unit	Note
		Min	Max	Min	Max	Min	Max		
Differential Input High	VIHdiff_DQS	140	-	140	-	120	-	mV	
Differential Input Low	VILdiff_DQS	-	-140	-	-140	-	-120	mV	

NOTE :

1) The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.

[Table 40] Differential Input Slew Rate for DQS_t, DQS_c

			Data Rate						
Parameter	Symbol 1600/1		1600/1866 2133/2400/3200		3733/4266		Unit	Note	
		Min	Max	Min	Max	Min	Max		
Differential Input Slew Rate	SRIdiff	2	14	2	14	2	14	V/ns	



8.3 Differential Input Cross Point Voltage for DQS

The cross point voltage of differential input signals (DQS_t, DQS_c) must meet the requirements in [Table 41]. The differential input cross point voltage VIX is measured from the actual cross point of true and complement signals to the mid level that is V_{REF}DQ.



Figure 16. Vix Definition (DQS)

[Table 41] Cross point voltage for differential input signals (DQS)

			Data Rate						
Parameter	Symbol	1600/1866 ³⁾		2133/2400/3200		3733/4266		Units	Notes
		Min	Мах	Min	Мах	Min	Max		
DQS Differential input crosspoint voltage ratio	Vix_DQS_ratio	-	20	-	20	-	20	%	1,2

NOTE :

Vix_DQS_Ratio is defined by this equation: Vix_DQS_Ratio = Vix_DQS_FR/|Min(f(t))|
 Vix_DQS_Ratio is defined by this equation: Vix_DQS_Ratio = Vix_DQS_RF/Max(f(t)))
 The following requirements apply for DQ operating frequencies at or below 1333Gbps for all speed bins for the first column 1600/1866.



8.4 Single Ended Output Slew Rate



[Table 42] Output Slew Rate (single-ended) for 0.6V VDDQ

Parameter	Symbol	V	Units	
Parameter	Symbol	Min ¹⁾	Max ²⁾	Units
Single-ended Output Slew Rate (V _{OH} = VDDQx0.5)	S _{RQse}	3.0	9.0	V/ns
Output slew-rate matching Ratio (Rise to Fall)		0.8	1.2	-
Description:	-			
SR: Slew Rate				
Q: Query Output (like in DQ, which stands for Data-in, Que	ry-Output)			
se: Single-ended Signals				

NOTE :

 A desured with output reference load.
 The ratio of pull-up to pull-down slew rate is specified for the same temperature and voltage, over the entire temperature and voltage range. For a given output, it represents the maximum difference between pull-up and pull-down drivers due to process variation.

The output slew rate for falling and rising edges is defined and measured between V_{DL(AC)} = 0.2×V_{OH(DC)} and V_{OH(AC)}=0.8×V_{OH(DC)}.
 Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.



8.5 Differential Output Slew Rate



Figure 18. Differential Output Slew Rate Definition

[Table 43] Differential Output Slew Rate for 0.6V VDDQ

Мах	Units									
18.0	V/ns									
	I									
diff: Differential Signals										

NOTE : 1) Measured with output reference load.

2) The output slew rate for falling and rising edges is defined and measured between V_{OL(AC)}=-0.8×V_{OH(DC)} and V_{OH(AC)}=0.8×V_{OH(DC)}.
 3) Slew rates are measured under average SSO conditions, with 50% of DQ signals per data byte switching.



8.6 Overshoot and Undershoot for LVSTL

[Table 44] AC Overshoot/Undershoot Specification

Parameter			Units				
		1600	1866	3200	3733	4266	Onits
Maximum peak amplitude allowed for overshoot area. (See Figure 6.)	Max	0.3	0.3	0.3	0.3	0.3	V
Maximum peak amplitude allowed for undershoot area. (See Figure 6.)	Max	0.3	0.3	0.3	0.3	0.3	V
Maximum overshoot area above V _{DD} . (See Figure 6.)	Max	0.1	0.1	0.1	0.1	0.1	V-ns
Maximum undershoot area below V _{SS} . (See Figure 6.)	Max	0.1	0.1	0.1	0.1	0.1	V-ns

NOTE :

1) V_{DD2} stands for V_{DD} for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. V_{DD} stands for V_{DDQ} for DQ, DMI, DQS_t and DQS_c. 2) V_{SS} stands for V_{SS} for CA[5:0], CK_t, CK_c, CS_n, CKE and ODT. V_{SS} stands for V_{SSQ} for DQ, DMI, DQS_t and DQS_c.

3) Maximum peak amplitude values are referenced from actual V_{DD} and V_{SS} values.

4) Maximum area values are referenced from maximum operating V_{DD} and V_{SS} values.



Figure 19. Overshoot and Undershoot Definition



9 OUTPUT BUFFER CHARACTERISTICS

9.0 LPDDR4x Driver Output Timing Reference Load

These 'Timing Reference Loads' are not intended as a precise representation of any particular system environment or a depiction of the actual load presented by a production tester. System designers should use IBIS or other simulation tools to correlate the timing reference load to a system environment. Manufacturers correlate to their production test conditions, generally one or more coaxial transmission lines terminated at the tester electronics.



Figure 20. Driver Output Reference Load for Timing and Slew Rate

NOTE : 1) All output timing parameter values are reported with respect to this reference load. This reference load is also used to report slew rate.

9.1 LVSTL (Low Voltage Swing Terminated Logic) IO System

LVSTL I/O cell is comprised of pull-up, pull-down driver and a terminator. The basic cell is shown in Figure 21.



To ensure that the target impedance is achieved the LVSTL I/O cell is designed to calibrated as below procedure.

1) First calibrate the pull-down device against a 240 Ohm resister to VDDQ via the ZQ pin Set Strength Control to minimum setting

Increase drive strength until comparator detects data bit is less than VDDQ/2.

NMOS pull-down device is calibrated to 240 Ohms





Figure 22. pull-down calibration

2) Then calibrate the pull-up device against the calibrated pull-down device.

Set VOH target and NMOS controller ODT replica via MRS (VOH can be automatically controlled by ODT MRS) Set Strength Control to minimum setting

Increase drive strength until comparator detects data bit is greater than VOH target

NMOS pull-up device is now calibrated to VOH target



Figure 23. pull-up calibration



INPUT/OUTPUT CAPACITANCE 10.

[Table 45] Input/Output Capacitance

Parameter	Symbol	Min/Max	Value	Unit	Notes	
	001	Min	0.5	т. Г	1.0	
Input capacitance, CK_t and CK_c	CCK	Max	0.9	pF	1,2	
Innut consistence dolta. CK, t and CK, a	CDCK	Min	0.0		100	
Input capacitance delta, CK_t and CK_c	CDCK	Max	0.09	pF	1,2,3	
		Min	0.5		101	
Input capacitance, all other input-only pins	CI	Max	0.9	pF	1,2,4	
Innut consistence delte, ell'ether innut enly nine	CDI	Min	-0.1		105	
Input capacitance delta, all other input-only pins	CDI	Max	0.1	pF	1,2,5	
	010	Min	0.7	" Г	100	
Input/output capacitance, DQ, DMI, DQS_t and DQS_c	CIO	Max	1.3	pF	1,2,6	
Innut/output consistence data DOC tored DOC a	00000	Min	0.0		407	
Input/output capacitance delta, DQS_t and DQS_c	CDDQS	Max	0.1	pF	1,2,7	
Innut/output conscitance data DO and DMI	CDIO	Min	-0.1	" Г	100	
Input/output capacitance delta, DQ and DMI	CDIO	Max	0.1	pF	1,2,8	
Innut/output conscitence ZO nin	070	Min	0.0	ъГ	1.0	
Input/output capacitance ZQ pin	CZQ	Max	0.5	pF	1,2	

NOTE :

1) This parameter applies to both die and package.
2) This parameter is not subject to production test. It is verified by design and characterization. The capacitance is measured according to JEP147 (Procedure for measuring input capacitance using a vector network analyzer (VNA) with VDD1, VDD2, VDDQ, VSS, VSSQ applied and all other pins floating.
3) Absolute value of CCK_t - CCK_c.
4) Cl applies to CS_n, CKE, CA0-CA5.

5) CDI = CI - $0.5 \times (CCK_t + CCK_c)$

6) DMI loading matches DQ and DQS.7) Absolute value of CDQS_t and CDQS_c.

8) CDIO = CIO - 0.5 × (CDQS_t + CDQS_c) in byte-lane.



11 IDD SPECIFICATION PARAMETERS AND TEST CONDITIONS

11.0 IDD Measurement Conditions

The following definitions are used within the IDD measurement tables unless stated otherwise: LOW: $V_{IN} \leq V_{IL}(DC)$ MAX HIGH: $V_{IN} \ge V_{IH}(DC)$ MIN STABLE: Inputs are stable at a HIGH or LOW level SWITCHING: See Table 46 and Table 47.

[Table 46] Definition of Switching for CA Input Signals

			:	Switching for CA	4			
CK_t edge	R1	R2	R3	R4	R5	R6	R7	R8
CKE	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH	HIGH
CS	LOW	LOW	LOW	LOW	LOW	LOW	LOW	LOW
CA0	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA1	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA2	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA3	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH
CA4	HIGH	LOW	LOW	LOW	LOW	HIGH	HIGH	HIGH
CA5	HIGH	HIGH	HIGH	LOW	LOW	LOW	LOW	HIGH

NOTE :

1) CS must always be driven LOW.

3) 50% of CA bus is changing between HIGH and LOW once per clock for the CA bus.
3) The above pattern is used continuously during IDD measurement for IDD values that require switching on the CA bus.

Clock Cycle Number	СКЕ	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
Ν	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+1	HIGH	LOW	Read-1	L	Н	L	L	L	L
N+2	HIGH	HIGH	010.0	L	Н	L	L	Н	L
N+3	HIGH	LOW	CAS-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Read-1	L	Н	L	L	L	L
N+9	HIGH	LOW	Read-1	L	Н	L	L	Н	L
N+10	HIGH	HIGH	CAS-2	L	н	L	L	Н	Н
N+11	HIGH	LOW	CA3-2	Н	Н	Н	Н	Н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

[Table 47] CA pattern for IDD4R for BL=16

NOTE :

A) BA[2:0] = 010_B, CA[9:4] = 000000_B or 11111_B, Burst Order CA[3:2] = 00_B or 11_B (Same as LPDDR3 IDD4R Spec)
 2) Difference from LPDDR3 Spec : CA pins are kept low with DES CMD to reduce ODT current.



[Table 48] CA pattern for IDD4W for BL=16

Clock Cycle Number	СКЕ	CS	Command	CA0	CA1	CA2	CA3	CA4	CA5
Ν	HIGH	HIGH	Write 1	L	L	Н	L	L	L
N+1	HIGH	LOW	Write-1	L	н	L	L	L	L
N+2	HIGH	HIGH	CAS-2	L	Н	L	L	Н	L
N+3	HIGH	LOW	CA3-2	L	L	L	L	L	L
N+4	HIGH	LOW	DES	L	L	L	L	L	L
N+5	HIGH	LOW	DES	L	L	L	L	L	L
N+6	HIGH	LOW	DES	L	L	L	L	L	L
N+7	HIGH	LOW	DES	L	L	L	L	L	L
N+8	HIGH	HIGH	Write-1	L	L	Н	L	L	L
N+9	HIGH	LOW	vvnie-i	L	Н	L	L	н	L
N+10	HIGH	HIGH	CAS-2	L	Н	L	L	Н	Н
N+11	HIGH	LOW	CA3-2	L	L	Н	Н	н	Н
N+12	HIGH	LOW	DES	L	L	L	L	L	L
N+13	HIGH	LOW	DES	L	L	L	L	L	L
N+14	HIGH	LOW	DES	L	L	L	L	L	L
N+15	HIGH	LOW	DES	L	L	L	L	L	L

NOTE :

1) BA[2:0] = 010_B, CA[9:4] = 000000_B or 111111_B (.



[Table 49] Data Pattern for IDD4W (DBI off) for BL=16

				DBI OI	FF Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	0	0	0	6
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	1	1	0	2
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	0	0	0	0
BL21	0	0	0	0	1	1	1	1	0	4
BL22	1	1	1	1	1	1	1	1	0	8
BL23	1	1	1	1	0	0	0	0	0	4
BL24	0	0	0	0	0	0	1	1	0	2
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	0	0	0	6
BL27	1	1	1	1	0	0	0	0	0	4
BL28	1	1	1	1	1	1	1	1	0	8
BL29	1	1	1	1	0	0	0	0	0	4
BL30	0	0	0	0	0	0	0	0	0	0
BL31	0	0	0	0	1	1	1	1	0	4
No. of 1's	16	16	16	16	16	16	16	16		1

NOTE: 1) Simplified pattern compared with last showing. Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



[Table 50] Data Pattern for IDD4R (DBI off) for BL=16

DBI OFF Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	1	1	1	1	1	1	1	1	0	8
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	1	1	1	1	1	1	0	0	0	6
BL7	1	1	1	1	0	0	0	0	0	4
BL8	1	1	1	1	1	1	1	1	0	8
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	1	1	1	1	1	1	0	0	0	6
BL15	1	1	1	1	0	0	0	0	0	4
BL16	1	1	1	1	1	1	1	1	0	8
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	1	1	1	1	1	1	0	0	0	6
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	1	1	1	1	1	1	1	1	0	8
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	1	1	1	1	1	1	0	0	0	6
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	16	16	16	16	16	16	16	16		

NOTE:

1) Same data pattern was applied to DQ[4], DQ[5], DQ[6], DQ[7] for reducing complexity for IDD4W/R pattern programming.



[Table 51] Data Pattern for IDD4W (DBI on) for BL=16

				DBI OI	N Case			DBI ON Case										
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's								
BL0	0	0	0	0	0	0	0	0	1	1								
BL1	1	1	1	1	0	0	0	0	0	4								
BL2	0	0	0	0	0	0	0	0	0	0								
BL3	0	0	0	0	1	1	1	1	0	4								
BL4	0	0	0	0	0	0	1	1	0	2								
BL5	0	0	0	0	1	1	1	1	0	4								
BL6	0	0	0	0	0	0	1	1	1	3								
BL7	1	1	1	1	0	0	0	0	0	4								
BL8	0	0	0	0	0	0	0	0	1	1								
BL9	1	1	1	1	0	0	0	0	0	4								
BL10	0	0	0	0	0	0	0	0	0	0								
BL11	0	0	0	0	1	1	1	1	0	4								
BL12	0	0	0	0	0	0	1	1	0	2								
BL13	0	0	0	0	1	1	1	1	0	4								
BL14	0	0	0	0	0	0	1	1	1	3								
BL15	1	1	1	1	0	0	0	0	0	4								
BL16	0	0	0	0	0	0	1	1	1	3								
BL17	1	1	1	1	0	0	0	0	0	4								
BL18	0	0	0	0	0	0	1	1	0	2								
BL19	0	0	0	0	1	1	1	1	0	4								
BL20	0	0	0	0	0	0	0	0	0	0								
BL21	0	0	0	0	1	1	1	1	0	4								
BL22	0	0	0	0	0	0	0	0	1	1								
BL23	1	1	1	1	0	0	0	0	0	4								
BL24	0	0	0	0	0	0	1	1	0	2								
BL25	0	0	0	0	1	1	1	1	0	4								
BL26	0	0	0	0	0	0	1	1	1	3								
BL27	1	1	1	1	0	0	0	0	0	4								
BL28	0	0	0	0	0	0	0	0	1	1								
BL29	1	1	1	1	0	0	0	0	0	4								
BL30	0	0	0	0	0	0	0	0	0	0								
BL31	0	0	0	0	1	1	1	1	0	4								
No. of 1's	8	8	8	8	8	8	16	16	8									

DBI enabled burst



[Table 52] Data Pattern for IDD4R (DBI on) for BL=16

				DBI OI	N Case					No. of
	DQ[7]	DQ[6]	DQ[5]	DQ[4]	DQ[3]	DQ[2]	DQ[1]	DQ[0]	DBI	1's
BL0	0	0	0	0	0	0	0	0	1	1
BL1	1	1	1	1	0	0	0	0	0	4
BL2	0	0	0	0	0	0	0	0	0	0
BL3	0	0	0	0	1	1	1	1	0	4
BL4	0	0	0	0	0	0	1	1	0	2
BL5	0	0	0	0	1	1	1	1	0	4
BL6	0	0	0	0	0	0	1	1	1	3
BL7	1	1	1	1	0	0	0	0	0	4
BL8	0	0	0	0	0	0	0	0	1	1
BL9	1	1	1	1	0	0	0	0	0	4
BL10	0	0	0	0	0	0	0	0	0	0
BL11	0	0	0	0	1	1	1	1	0	4
BL12	0	0	0	0	0	0	1	1	0	2
BL13	0	0	0	0	1	1	1	1	0	4
BL14	0	0	0	0	0	0	1	1	1	3
BL15	1	1	1	1	0	0	0	0	0	4
BL16	0	0	0	0	0	0	0	0	1	1
BL17	1	1	1	1	0	0	0	0	0	4
BL18	0	0	0	0	0	0	0	0	0	0
BL19	0	0	0	0	1	1	1	1	0	4
BL20	0	0	0	0	0	0	1	1	1	3
BL21	1	1	1	1	0	0	0	0	0	4
BL22	0	0	0	0	0	0	1	1	0	2
BL23	0	0	0	0	1	1	1	1	0	4
BL24	0	0	0	0	0	0	0	0	0	0
BL25	0	0	0	0	1	1	1	1	0	4
BL26	0	0	0	0	0	0	0	0	1	1
BL27	1	1	1	1	0	0	0	0	0	4
BL28	0	0	0	0	0	0	1	1	0	2
BL29	0	0	0	0	1	1	1	1	0	4
BL30	0	0	0	0	0	0	1	1	1	3
BL31	1	1	1	1	0	0	0	0	0	4
No. of 1's	8	8	8	8	8	8	16	16	8	



11.1 IDD Specifications

IDD values are for the entire operating voltage range, and all of them are for the entire standard range, with the exception of IDD6ET which is for the entire elevated temperature range.

[Table 53] LPDDR4x IDD Specification Parameters and Operating Conditions

Symbol	Power Supply	Notes
IDD0 ₁	VDD1	1,10,11
	2טטע	1,10,11
18802	VDDZ	1,10,11
IDD0 _Q	VDDQ	1,3,10,11
		1,10,11
IDD2P ₂	VDD2	1,10,11
IDD2P _Q	VDDQ	1,3,10,11
IDD2PS1	VDD1	1,10,11
IDD2PS ₂	VDD2	1,10,11
-		
IDD2PS _O	VDDQ	1,3,10,11
IDD2N ₁	VDD1	1,10,11
	2טטע	1,10,11
	VBBE	.,,.
		1,3,10,11
ibbziiq	VDDQ	.,0,.0,
IDD2NS1	VDD1	1,10,11
		1,10,11
10021132	VDD2	1,10,11
		1,3,10,11
IDDZINOQ	VDDQ	1,0,10,11
IDD3P ₁	VDD1	1,10,11
		1,10,11
10005-2	VUU2	1,10,11
סניססו		1 2 10 11
IDD3PQ	VDDQ	1,3,10,11
		1,10,11
IDD3PS ₂	VDD2	1,10,11
IDD3PS _Q	VDDQ	1,4,10,11
_	IDD01 IDD02 IDD0Q IDD2P1 IDD2P2 IDD2PQ IDD2PQ IDD2PQ IDD2PSQ IDD2N1 IDD2NQ IDD2NQ	IDD01 VDD1 IDD02 VDD2 IDD0Q VDDQ IDD2P1 VDD1 IDD2P2 VDD2 IDD2P2 VDD2 IDD2P2 VDD2 IDD2P2 VDD2 IDD2P2 VDD2 IDD2P3 VDD1 IDD2P32 VDD2 IDD2P32 VDD2 IDD2P32 VDD2 IDD2P32 VDD2 IDD2N3 VDD1 IDD2N32 VDD2 IDD2N32 VDD2 IDD2N32 VDD2 IDD2N32 VDD2 IDD2N32 VDD2 IDD2N32 VDD2 IDD3P32 VDD2 IDD3P4 VDD1 IDD3P51 VDD1


[Table 53] LPDDR4x IDD Specification Parameters and Operating Conditions

Parameter/Condition	Symbol	Power Supply	Notes
Active non-power-down standby current:	IDD3N ₁	VDD1	1,10,11
$t_{\rm CK} = t_{\rm CKmin};$	IDD3N ₂	VDD2	1,10,11
CKE is HIGH; CS is LOW;			
One bank is active;			
CA bus inputs are switching;	IDD3N _Q	VDDQ	1,4,10,11
Data bus inputs are stable ODT disabled			
Active non-power-down standby current with clock stopped:	IDD3NS ₁		1,10,11
CK t=LOW, CK c=HIGH;		VDD1	
CKE is HIGH;	IDD3NS ₂	VDD2	1,10,11
CS is LOW; One bank is active;			
CA bus inputs are stable;	IDD3NS _Q	VDDQ	1,4,10,11
Data bus inputs are stable	×.		
ODT disabled			
Operating burst READ current:	IDD4R ₁	VDD1	1,10,11
t _{CK} = t _{CKmin} ; CS is LOW between valid commands;	IDD4R ₂	VDD2	1,10,11
One bank is active;			
BL = 16 or 32; RL = RL(MIN);			
CA bus inputs are switching; 50% data change each burst transfer	IDD4R _Q	VDDQ	1,5,10,11
ODT disabled			
Operating burst WRITE current:	IDD4W ₁	VDD1	1,10,11
$t_{\rm CK} = t_{\rm CKmin};$	IDD4W ₂	VDD2	1,10,11
CS is LOW between valid commands;	1004002	VDD2	1,10,11
One bank is active; BL = 16 or 32; WL = WLmin;			
CA bus inputs are switching;	IDD4W _Q	VDDQ	1,4,10,11
50% data change each burst transfer			
ODT disabled			
All-bank REFRESH Burst current:	IDD5 ₁	VDD1	1,10,11
t _{CK} = t _{CKmin} ; CKE is HIGH between valid commands;	IDD5 ₂	VDD2	1,10,11
$t_{\rm RC} = t_{\rm RFCabmin}$;			
Burst refresh;			
CA bus inputs are switching;	IDD5 _Q	VDDQ	1,4,10,11
Data bus inputs are stable; ODT disabled			
All-bank REFRESH Average current:	IDD5AB1	VDD1	1,10,11
$t_{\rm CK} = t_{\rm CKmin};$			
CKE is HIGH between valid commands;	IDD5AB ₂	VDD2	1,10,11
CA bus inputs are switching; Data bus inputs are stable;	IDD5AB _Q	VDDQ	1,4,10,11
ODT disabled			
Per-bank REFRESH Average current:	IDD5PB ₁	VDD1	1,10,11
$t_{CK} = t_{CKmin};$	IDD5PB ₂	VDD2	1,10,11
CKE is HIGH between valid commands;		,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	, -,
t _{RC} = t _{REFI} /8; CA bus inputs are switching;			
Data bus inputs are stable;	IDD5PB _Q	VDDQ	1,4,10,11
ODT disabled			
Power Down Self refresh current (-40°C to +95°C):	IDD61	VDD1	6,7,9,10,11
CK_t=LOW, CK_c=HIGH;	IDD62	VDD2	6,7,9,10,11
CKE is LOW; CA bus inputs are stable;			
Data bus inputs are stable;	אחחו	1000	16701011
Maximum 1x Self-Refresh Rate;	IDD6 _Q	VDDQ	4,6,7,9,10,11
ODT disabled			



NOTE

- 1) Published IDD values are the maximum of the distribution of the arithmetic mean.
- 2) ODT disabled: MR11[2:0] = 000_B.
 3) IDD current specifications are tested after the device is properly initialized.
- 4) Measured currents are the summation of VDDQ and VDD2.
- 6) Guaranteed by design with output load = 5pF and RON = 40 ohm.
 6) The 1x Self-Refresh Rate is the rate at which the LPDDR4x device is refreshed internally during Self-Refresh, before going into the elevated Temperature range.
 7) This is the general definition that applies to full array Self Refresh.
 8) For all IDD measurements, VIHCKE = 0.8 x VDD2, VILCKE = 0.2 x VDD2.
- 9) IDD6 25°C is guaranteed, IDD6 95°C is typical of the distribution of the arithmetic mean.
- 10) These specification values are the summation of all the channel current and both channels are under the same condition at the same time.
- 11) Dual Channel devices are specified in dual channel operation (both channels operating together).



11.2 IDD Spec Table

[Table 54] IDD Specification (Temp: -40°C ~ 95°C)

a. For 8Gb and 16Gb

2		Deres Original	8Gb 1ch x16	16Gb 2ch x32	16Gb 2ch x32	Units
Si	ymbol	Power Supply	3733Mbps	3733Mbps	4266Mbps	Units
	IDD0 ₁	VDD1	5	10	10	mA
IDD0	IDD02	VDD2	32.5	65	65	mA
	IDD0 _Q	VDDQ	0.25	0.5	0.5	mA
	IDD2P ₁	VDD1	1	2	2	mA
IDD2P	IDD2P ₂	VDD2	3.13	6.26	6.26	mA
	IDD2P _Q	VDDQ	0.25	0.5	0.5	mA
	IDD2PS ₁	VDD1	1	2	2	mA
IDD2PS	IDD2PS ₂	VDD2	3.13	6.26	6.26	mA
	IDD2PS _Q	VDDQ	0.25	0.5	0.5	mA
	IDD2N ₁	VDD1	1.5	3	3	mA
IDD2N	IDD2N ₂	VDD2	13.25	26.5	26.5	mA
	IDD2N _Q	VDDQ	0.25	0.5	0.5	mA
	IDD2NS ₁	VDD1	1.5	3	3	mA
IDD2NS	IDD2NS ₂	VDD2	9.31	18.62	20.5	mA
	IDD2NS _Q	VDDQ	0.25	0.5	0.5	mA
	IDD3P ₁	VDD1	1.4	2.8	2.8	mA
IDD3P	IDD3P ₂	VDD2	6.75	13.5	13.5	mA
	IDD3P _Q	VDDQ	0.25	0.5	0.5	mA
	IDD3PS ₁	VDD1	1.4	2.8	2.8	mA
IDD3PS	IDD3PS ₂	VDD2	6.75	13.5	13.5	mA
	IDD3PS _Q	VDDQ	0.25	0.5	0.5	mA
	IDD3N ₁	VDD1	1.5	3	3	mA
IDD3N	IDD3N ₂	VDD2	16	31.7	34	mA
	IDD3N _Q	VDDQ	0.25	0.5	0.5	mA
	IDD3NS ₁	VDD1	1.5	3	3	mA
IDD3NS	IDD3NS ₂	VDD2	14	28	30	mA
	IDD3NS _Q	VDDQ	0.25	0.5	0.5	mA
	IDD4R ₁	VDD1	20.6	41.2	46	mA
IDD4R	IDD4R ₂	VDD2	207.7	415.4	465	mA
	IDD4R _Q	VDDQ	88.1	176.2	185	mA
	IDD4W ₁	VDD1	20.5	41	41	mA
IDD4W	IDD4W ₂	VDD2	208.1	416.2	460	mA
	IDD4W _Q	VDDQ	0.25	0.5	0.5	mA
	IDD5 ₁	VDD1	34.7	69.4	75	mA
IDD5	IDD52	VDD2	136.3	273	300	mA
	IDD5 _Q	VDDQ	0.25	0.5	0.5	mA
		VDD1	3.5	7	7	mA
		VDD2	18	36	40	mA
IDD5AB	IDD5AB ₁	VDDQ	0.25	0.5	0.5	mA



	Symbol		Power Supply	8Gb 1ch x16 3733Mbps	16Gb 2ch x32 3733Mbps	16Gb 2ch x32 4266Mbps	Units
	IDD:	5PB ₁	VDD1	3.5	7	7	mA
IDD5PB	IDD5PB ₂		VDD2	18.5	37	41	mA
	IDD	5PB _Q	VDDQ	0.25	0.5	0.5	mA
		25°C		0.5	1	1	mA
	IDD6 ₁	95°C	VDD1	2.5	10	10	
IDD6		25°C		1.35	2.7	2.7	mA
	IDD62	95°C	VDD2	11	44	44	ША
		25°C		0.2	0.4	0.4	mA
	IDD6 _Q	95°C	VDDQ	0.25	0.5	0.5	mA

NOTE : 1) These specification values are measured on single chip condition.



	symbol	Dewer Cumple		32Gb 2ch x32	
5	by moor	Power Supply	3733Mbps	4266Mbps	Units
	IDD0 ₁	VDD1	TBD	TBD	mA
IDD0	IDD0 ₂	VDD2	TBD	TBD	mA
	IDD0 _Q	VDDQ	TBD	TBD	mA
	IDD2P ₁	VDD1	TBD	TBD	mA
IDD2P	IDD2P ₂	VDD2	TBD	TBD	mA
	IDD2P _Q	VDDQ	TBD	TBD	mA
	IDD2PS ₁	VDD1	TBD	TBD	mA
IDD2PS	IDD2PS ₂	VDD2	TBD	TBD	mA
	IDD2PS _Q	VDDQ	TBD	TBD	mA
	IDD2N ₁	VDD1	TBD	TBD	mA
IDD2N	IDD2N ₂	VDD2	TBD	TBD	mA
	IDD2N _Q	VDDQ	TBD	TBD	mA
	IDD2NS ₁	VDD1	TBD	TBD	mA
IDD2NS	IDD2NS ₂	VDD2	TBD	TBD	mA
	IDD2NS _Q	VDDQ	TBD	TBD	mA
	IDD3P ₁	VDD1	TBD	TBD	mA
IDD3P	IDD3P ₂	VDD2	TBD	TBD	mA
	IDD3P _Q	VDDQ	TBD	TBD	mA
	IDD3PS ₁	VDD1	TBD	TBD	mA
IDD3PS	IDD3PS ₂	VDD2	TBD	TBD	mA
	IDD3PS _Q	VDDQ	TBD	TBD	mA
	IDD3N ₁	VDD1	TBD	TBD	mA
IDD3N	IDD3N ₂	VDD2	TBD	TBD	mA
	IDD3N _Q	VDDQ	TBD	TBD	mA
	IDD3NS ₁	VDD1	TBD	TBD	mA
IDD3NS	IDD3NS ₂	VDD2	TBD	TBD	mA
	IDD3NS _Q	VDDQ	TBD	TBD	mA
	IDD4R ₁	VDD1	TBD	TBD	mA
IDD4R	IDD4R ₂	VDD2	TBD	TBD	mA
	IDD4R _Q	VDDQ	TBD	TBD	mA
	IDD4W ₁	VDD1	TBD	TBD	mA
IDD4W	IDD4W ₂	VDD2	TBD	TBD	mA
	IDD4W _Q	VDDQ	TBD	TBD	mA
	IDD5 ₁	VDD1	TBD	TBD	mA
IDD5	IDD52	VDD2	TBD	TBD	mA
	IDD5 _Q	VDDQ	TBD	TBD	mA
		VDD1	TBD	TBD	mA
		VDD2	TBD	TBD	mA
IDD5AB	IDD5AB ₁	VDDQ	TBD	TBD	mA



	Symbol		Power	32Gt	o 2ch x32	Units
	Symbol		Supply	3733Mbps	4266Mbps	Units
	IDD5PB ₁		VDD1	TBD	TBD	mA
IDD5PB	IDD5PB ₂		VDD2	TBD	TBD	mA
	IDD5P	B _Q	VDDQ	TBD	TBD	mA
		25°C		TBD	TBD	m
	IDD6 ₁	95°C	VDD1	TBD	TBD	mA
IDD6		25°C		TBD	TBD	
	IDD62	95°C	VDD2	TBD	TBD	mA
		25°C		TBD	TBD	mA
	IDD6 _Q	IDD6 _Q 95°C		TBD	TBD	mA



12 AC AND DC OUTPUT MEASUREMENT LEVELS 12.0 Single Ended AC and DC Output Levels

Table 55 shows the output levels used for measurements of single ended signals.

[Table 55] Single-ended AC and DC Output Levels

Symbol	Parameter	Under LPDDR4x- TBD Un-term	TBD to 3200 VSSQ term	3200 to 4266 VSSQ term	Unit	Notes
V _{OH} (DC)	AC, DC output high measurement level	VDDQ	VDDQ/2	VDDQ/2	V	1
V _{OL} (DC)	AC, DC output low measurement level	VSSQ	VSSQ	VSSQ	V	

NOTE :

1) 60ohm ODT value is assumed.

12.1 Pull Up/Pull Down Driver Characteristics and Calibration

[Table 56] Pull-down Driver Characteristics, with ZQ Calibration

R _{ONPD,NOM}	Resistor	Min	Nom	Мах	Unit
40.0 Ohm	R _{ON40PD}	0.90	1.00	1.10	R _{ZQ/6}
48.0 Ohm	R _{ON48PD}	0.90	1.00	1.10	R _{ZQ/5}
60.0 Ohm	R _{ON60PD}	0.90	1.00	1.10	R _{ZQ/4}
80.0 Ohm	R _{ON80PD}	0.90	1.00	1.10	R _{ZQ/3}
120.0 Ohm	R _{ON120PD}	0.90	1.00	1.10	R _{ZQ/2}
240.0 Ohm	R _{ON240PD}	0.90	1.00	1.10	R _{ZQ/1}

NOTE :

1) All values are after ZQ Calibration. Without ZQ Calibration RONPD values are ± 30%.

[Table 57] Pull-up Characteristics, with ZQ Calibration

VOH _{PU} , nom	VOH,nom (mV)	Min	Nom	Мах	Unit
VDDQx0.5	300	0.90	1.0	1.10	VOH,nom
VDDQx0.6	360	0.90	1.0	1.10	VOH,nom

NOTE :

1) All values are after ZQ Calibration. Without ZQ Calibration VOH(nom) values are ± 30%

2) VOH,nom (mV) values are based on a nominal VDDQ = 0.6V.

[Table 58] Valid Calibration Points

	ODT Value							
VOH _{PU} , nom	240	120	80	48	40			
VDDQx0.5	VALID	VALID	VALID	VALID	VALID	VALID		
VDDQx0.6	DNU	VALID	DNU	VALID	DNU	DNU		

NOTE

Once the output is calibrated for a given VOH(nom) calibration point, the ODT value may be changed without recalibration.
 If the VOH(nom) calibration point is changed, then re-calibration is required.

3) DNU = Do Not Use.

[Table 59] Pull-down Characteristics without ZQ Calibration

R _{ONPD,NOM}	Resistor	Vout	Min	Nom	Мах	Unit	Notes
40.0Ω	R _{ON40PD}	0.5 × V _{OH}	0.70	1.00	1.30	R _{ZQ/6}	1
48.0Ω	R _{ON48PD}	0.5 × V _{OH}	0.70	1.00	1.30	R _{ZQ/5}	1

NOTE:

1) Across entire operating temperature range, without calibration.

[Table 60] Pull-up Characteristics without V_{OH} Calibration (Die to Die

VOH _{PU} , (nom)	VOH(nom) (mV)	Variation			Unit	Notes	
		Min	Nor	Мах	Onit	Notes	
VDDQx0.5	300	0.70	1.0	1.30	VOH(nom)	1	
VDDQx0.6	360	0.70	1.0	1.30	VOH(nom)	1	

NOTE :

1) ODT value of Memory controller should be informed with MRW before $V_{\mbox{OH}}$ calibration.

[Table 61] VOUT level of un-terminated condition

Parameter	Symbol	Min	Max	Unit	Note
Output High voltage level when ODT of memory controller is turned off	V _{OH} _unterm	VDDQ-0.55	VDDQ-0.15	V	



13 ELECTRICAL CHARACTERISTICS AND ACTIMING

13.1 Clock Specification

The jitter specified is a random jitter meeting a Gaussian distribution. Input clocks violating the min/max values may result in malfunction of the LPDDR4x device.

13.1.1 Definition for tCK(avg and nCK

tCK(avg) is calculated as the average clock period across any consecutive 200 cycle window, where each clock period is calculated from rising edge to rising edge.

$$tCK(avg) = \left(\sum_{j=1}^{N} tCK_{j}\right)/N$$

where $N = 200$

Unit 'tCK(avg)' represents the actual clock average tCK(avg) of the input clock under operation. Unit 'nCK' represents one clock cycle of the input clock, counting the actual clock edges.

tCK(avg) may change by up to +/-1% within a 100 clock cycle window, provided that all jitter and timing specs are met.

13.1.2 Definition for tCK(abs)

 $t_{CK}(abs)$ is defined as the absolute clock period, as measured from one rising edge to the next consecutive rising edge. $t_{CK}(abs)$ is not subject to production test.

13.1.3 Definition for tCH(avg) and tCL(avg)

 $t_{CH}(avg)$ is defined as the average high pulse width, as calculated across any consecutive 200 high pulses.

$$tCH(avg) = \left(\sum_{j=1}^{N} tCH_{j}\right) / (N \times tCK(avg))$$

where $N = 200$

t_{CL}(avg) is defined as the average low pulse width, as calculated across any consecutive 200 low pulses.

$$tCL(avg) = \left(\sum_{j=1}^{N} tCL_{j}\right) / (N \times tCK(avg))$$

where $N = 200$

13.1.4 Definition for tCH(abs) and tCL(abs)

tCH(abs) is the absolute instantaneous clock high pulse width, as measured from one rising edge to the following falling edge. tCL(abs) is the absolute instantaneous clock low pulse width, as measured from one falling edge to the following rising edge. Both tCH(abs) and tCL(abs) are not subject to production test.

13.1.5 Definition for tJIT(per)

 $t_{J|T}(per)$ is the single period jitter defined as the largest deviation of any signal tCK from tCK(avg).

 $t_{J|T}(per) = Min/max \text{ of } \{tCK_i - tCK(avg) \text{ where } i = 1 \text{ to } 200\}.$

 $t_{J|T}(per)_{act}$ is the actual clock jitter for a given system.

 $t_{J|T}(per)_{allowed}$ is the specified allowed clock period jitter.

 $\mathbf{t}_{\mathsf{JIT}}(\mathsf{per})$ is not subject to production test.



13.1.6 Definition for tJIT(cc)

 $\begin{array}{l} tJIT(cc) \text{ is defined as the absolute difference in clock period between two consecutive clock cycles.} \\ t_{JIT}(cc) = Max \text{ of } |\{tCK(i+1)\text{-} tCK(i)\}|. \\ t_{JIT}(cc) \text{ defines the cycle to cycle jitter.} \end{array}$

 $\mathbf{t}_{\text{JIT}}(\text{cc})$ is not subject to production test.

13.1.7 Definition for tERR(nper)

 $\begin{array}{l} t_{ERR}(nper) \text{ is defined as the cumulative error across n multiple consecutive cycles from tCK(avg).} \\ t_{ERR}(nper)_{,act} \text{ is the actual clock jitter over n cycles for a given system.} \\ t_{ERR}(nper)_{,allowed} \text{ is the specified allowed clock period jitter over n cycles.} \\ t_{ERR}(nper) \text{ is not subject to production test.} \end{array}$

$$tERR(nper) = \left(\sum_{j=i}^{i+n-1} tCK_{j}\right) - n \times tCK(avg)$$

 $t_{\ensuremath{\mathsf{ERR}}}(\ensuremath{\mathsf{nper}}),\ensuremath{\mathsf{min}}$ can be calculated by the formula shown below:

 $tERR(nper), min = (1 + 0.68 LN(n)) \times tJIT(per), min$

 $\mathbf{t}_{\text{ERR}}(\text{nper}),$ max can be calculated by the formula shown below

$$tERR(nper), max = (1 + 0.68 LN(n)) \times tJIT(per), max$$

Using these equations, $t_{\text{ERR}}(\text{nper})$ tables can be generated for each $t_{\text{JIT}}(\text{per})$,act value.

13.1.8 Definition for duty cycle jitter tJIT(duty)

 $t_{J|T}(duty)$ is defined with absolute and average specification of tCH / tCL.

tJIT (duty), min = MIN ((tCH (abs), min - tCH (avg), min), (tCL(abs), min - tCL(avg), min)) × tCK (avg)

tJIT (duty), max = MAX ((tCH (abs), max - tCH (avg), max), (tCL(abs), max - tCL(avg), max)) × tCK (avg)

13.1.9 Definition for tCK(abs), tCH(abs) and tCL(abs)

These parameters are specified per their average values, however it is understood that the following relationship between the average timing and the absolute instantaneous timing holds at all times.

[Table 62] Definition for tCK(abs), tCH(abs), and tCL(abs)

Parameter	Symbol	Min	Unit
Absolute Clock Period	t _{CK} (abs)	tCK(avg),min + tJIT(per),min	ps
Absolute Clock HIGH Pulse Width	t _{CH} (abs)	tCH(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)
Absolute Clock LOW Pulse Width	t _{CL} (abs)	tCL(avg),min + tJIT(duty),min / tCK(avg)min	tCK(avg)

NOTE :

1) tCK(avg),min is expressed is ps for this table.

2) tJIT(duty),min is a negative value.



13.2 Period Clock Jitter

LPDDR4x devices can tolerate some clock period jitter without core timing parameter de-rating. This section describes device timing requirements in the presence of clock period jitter (tJIT(per)) in excess of the values found in Table 62, LPDDR4x AC Timing Table and how to determine cycle time de-rating and clock cycle de-rating.

13.2.1 Clock period jitter effects on core timing parameters

(tRCD, tRP, tRTP, tWR, tWRA, tWTR, tRC, tRAS, tRRD, tFAW)

Core timing parameters extend across multiple clock cycles. Period clock jitter will impact these parameters when measured in numbers of clock cycles. When the device is operated with clock jitter within the specification limits, the LPDDR4x device is characterized and verified to support tnPARAM = RU{tPARAM / tCK(avg)}.

When the device is operated with clock jitter outside specification limits, the number of clocks or tCK(avg) may need to be increased based on the values for each core timing parameter.

13.2.1.1 Cycle time de-rating for core timing parameters

For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the amount of cycle time de-rating (in ns) required if the equation results in a positive value for a core timing parameter.

$$CycleTimeDerating = MAX \left\{ \left(\frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tnPARAM} - tCK(avg) \right), 0 \right\}$$

A cycle time derating analysis should be conducted for each core timing parameter. The amount of cycle time derating required is the maximum of the cycle time de-ratings determined for each individual core timing parameter.

13.2.1.2 Clock Cycle de-rating for core timing parameters

For a given number of clocks (tnPARAM) for each core timing parameter, clock cycle de-rating should be specified with amount of period jitter (tJIT(per)). For a given number of clocks (tnPARAM), for each core timing parameter, average clock period (tCK(avg)) and actual cumulative period error (tERR(tnPARAM),act) in excess of the allowed cumulative period error (tERR(tnPARAM),allowed), the equation below calculates the clock cycle derating (in clocks) required if the equation results in a positive value for a core timing parameter.

$$ClockCycleDerating = RU \left\{ \frac{tPARAM + tERR(tnPARAM), act - tERR(tnPARAM), allowed}{tCK(avg)} \right\} - tnPARAM$$

A clock cycle de-rating analysis should be conducted for each core timing parameter.

13.2.2 Clock jitter effects on Command/Address timing parameters

Command/address timing parameters (t_{IS} , t_{IH} , t_{ISb} , t_{IHb}) are measured from a command/address signal (CS or CA[5:0]) transition edge to its respective clock signal (CK_t/CK_c) crossing. The specification values are not affected by the tJIT(per) applied, because the setup and hold times are relative to the clock signal crossing that latches the command/address. Regardless of clock jitter values, these values must be met.



1

13.2.3 Clock jitter effects on Read timing parameters

13.2.3.1 tRPRE

When the device is operated with input clock jitter, tRPRE needs to be de-rated by the actual period jitter (tJIT(per),act,max) of the input clock in excess of the allowed period jitter (tJIT(per),allowed,max). Output de-ratings are relative to the input clock.

$$RPRE(min, derated) = 0.9 - \left(\frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}\right)$$

For example,

if the measured jitter into a LPDDR4x device has tCK(avg) = 625ps, tJIT(per),act,min = -xx, and tJIT(per),act,max = +xx ps, then tRPRE,min,derated = 0.9 - (tJIT(per),act,max - tJIT(per),allowed,max)/tCK(avg) = 0.9 - (xx - xx)/xx = yy tCK(avg).

13.2.3.2 tLZ(DQ), tHZ(DQ), tDQSCK, tLZ(DQS), tHZ(DQS)

These parameters are measured from a specific clock edge to a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition and will be met with respect to that clock edge. Therefore, they are not affected by the amount of clock jitter applied (i.e. tJIT(per).

13.2.3.3 tQSH, tQSL

These parameters are affected by duty cycle jitter which is represented by tCH(abs)min and tCL(abs)min. These parameters determine absolute Data-Valid window(DVW) at the LPDDR4x device pin. Absolute min DVW @LPDDR4x device pin = min { (tQSH(abs)min – tDQSQmax), (tQSL(abs)min – tDQSQmax) } This minimum DVW shall be met at the target frequency regardless of clock jitter.

13.2.3.4 tRPST

tRPST is affected by duty cycle jitter which is represented by tCL(abs). Therefore tRPST(abs)min can be specified by tCL(abs)min. tRPST(abs)min = tCL(abs)min - 0.05 = tQSL(abs)min

13.2.4 Clock jitter effects on Write timing parameters

13.2.4.1 tDS, tDH

These parameters are measured from a data signal (DMn, DQm.: n=0,1,2,3. m=0 –31) transition edge to its respective data strobe signal (DQSn_t, DQSn_c : n=0,1,2,3) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per), as the setup and hold are relative to the data strobe signal crossing that latches the data. Regardless of clock jitter values, these values shall be met.

13.2.4.2 tDSS, tDSH

These parameters are measured from a data strobe signal (DQSx_t, DQSx_c) crossing to its respective clock signal (CK_t/CK_c) crossing. The spec values are not affected by the amount of clock jitter applied (i.e. tJIT(per)), as the setup and hold of the data strobes are relative to the corresponding clock signal crossing. Regardless of clock jitter values, these values shall be met.



13.2.4.3 tDQSS

This parameter is measured from a data strobe signal (DQSx_t, DQSx_c) crossing to the subsequent clock signal (CK_t/CK_c) crossing. When the device is operated with input clock jitter, this parameter needs to be de-rated by the actual period jitter tJIT(per),act of the input clock in excess of the allowed period jitter tJIT(per),allowed.

$$tDQSS(min, derated) = 0.75 - \frac{tJIT(per), act, min - tJIT(per), allowed, min}{tCK(avg)}$$

$$tDQSS(max, derated) = 1.25 - \frac{tJIT(per), act, max - tJIT(per), allowed, max}{tCK(avg)}$$

For example,

if the measured jitter into an LPDDR4x device has tCK(avg) = 625ps, tJIT(per),act,min = -xxps, and tJIT(per),act,max = +xx ps, then: tDQSS,(min,derated) = 0.75 - (-xx + yy)/625 = xxxx tCK(avg) tDQSS,(max,derated) = 1.25 - (xx . yy)/625 = xxxx tCK(avg)

13.3 LPDDR4x Refresh Requirements

[Table 63] LPDDR4x Refresh Requirement Parameters per die for Single Channel SDRAM devices

Parameter		Symbol	8Gb/16Gb	32Gb	unit
Density per Channel			8Gb	16Gb	
Number of Banks per Channel			8	8	
Refresh Window Tcase ≤ 85°C		t _{REFW}	32	32	ms
Refresh Window 1/2-Rate Refresh		t _{REFW}	16	16	ms
Refresh Window 1/4-Rate Refresh		t _{REFW}	8	8	ms
Required number of REFRESH commands in a t_R	EFW window (min)	R	8,192	8192	
Average Refresh Internal	REFab	t _{REFI} 3)	3.904	3.904	us
	REFpb	t _{REFIpb}	488	488	us
Refresh Cycle time (All Banks)		t _{RFCab}	280	380	ns
Refresh Cycle time (Per Bank)		t _{RFCpb}	140	190	ns
Per-bank Refresh to Per-bank Refresh different ba	ank Time	t _{pbR2pbR}	90	90	ns

NOTE :

3) t_{REFI} values for all bank refresh is Tc = -40~85°C, Tc means Operating Case Temperature.

¹⁾ Refresh for each channel is independent of the other channel on the die, or other channels in a package. Power delivery in the user's system should be verified to make sure the DC operating conditions are maintained when multiple channels are refreshed simultaneously.

²⁾ Self refresh abort feature is available for higher density devices starting with 12Gb dual channel device and 6Gb single channel device and tXSR_abort(min) is defined as tRFCpb + 17.5ns.



13.4 AC Timing

[Table 64] LPDDR4x AC Timing Table

Parameter	Symbol	Min/ Max				Unit		
	-		3200Mbps	3733Mbps	4266Mbps			
Maximum clock frequency		~	1600	1866	2133	MHz		
	Clock Timing	[I			T		
Average Clock Period	t _{CK(avg)}	MIN	0.625		0.468	ns		
		MAX MIN						
Average HIGH pulse width	t _{CH(avg)}	MAX				t _{CK} (avg		
		MIN			1866 2133 0.536 0.468 100 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.45 0.55 0.43 0.57 0.43 0.57 0.43 0.57 -36 -36 -30 36 30 72 60 s),min - t _{CH} (avg),min), t _{CL} (avg),min)) × t _{CK} (avg) ,max - t _{CH} (avg),max), ax - t _{CL} (avg),max)) × t _{CK} (avg) Ja2 36 16 18 ith all-bank precharge) th per-bank precharge) (15ns, 3tCK) cab + 7.5ns, 2tCK) 7.5ns, 5tCK) BL/2 4 × t _{CCD} 7.5ns, 8tCK) (18ns, 4tCK) (21ns, 4tCK) (21ns, 4tCK) (42ns, 3tCK) (42ns, 3tCK)			
Average LOW pulse width	t _{CL(avg)}	MAX				t _{CK} (avg		
Absolute clock period	t _{CK(abs)}	MIN	t _{CK} (avg) MIN + t _{JIT} (pe	r) MIN	ns		
· · · · · · · · · · · · · · · · · · ·		MIN	-	0.43				
Absolute HIGH clock pulse width	t _{CH(abs)}	MAX		0.57		t _{CK} (avg		
		MIN		0.43		t-u(o)(o		
Absolute LOW clock pulse width	t _{CL(abs)}	MAX		0.57		t _{CK} (avg		
Clock period jitter	tu-c >	MIN	-40	-36	-30	ps		
	t _{JIT(per)}	MAX	40	36	30	μ3		
Maximum Clock Jitter between two consecutive cycles	t _{JIT(cc)}	MAX	80			ps		
		MIN						
Duty cycle jitter (with supported jitter)	MAX (t _{CL} (abs),max - t _{CL} (avg),max)) ×					ps		
	Core Parameters	17)				1		
READ latency (no DBI)	RL	MIN	28	32	36	t _{CK} (avg		
WRITE latency (set A)	WL	MIN	14	16	18	t _{CK} (avg		
ACTIVATE-to-ACTIVATE command period (same bank)	t _{RC}	MIN				ns		
Minimum Self-Refresh Time (Entry to Exit)	t _{SR}	MIN	ma	ax(15ns, 3tCK))	ns		
SELF REFRESH exit to next valid command delay	t _{XSR}	MIN	Max (t _R	RFCab + 7.5ns, 2	2tCK)	ns		
Exit power down to next valid command delay	t _{XP}	MIN	Ma	ax(7.5ns, 5tCK)	ns		
CAS-to-CAS delay	t _{CCD}	MIN		BL/2		t _{CK} (avg		
CAS to CAS delay Masked Write	t _{CCDMW} 31)	MIN		4 × t _{CCD}		t _{CK} (avg		
Internal READ to PRECHARGE command delay	t _{RTP}	MIN	Ma	ax(7.5ns, 8tCK)	ns		
RAS-to-CAS delay	t _{RCD}	MIN	Ma	ax (18ns, 4tCK)	ns		
Row Precharge Time (single bank)	t _{RPpb}	MIN	Ma	ax (18ns, 4tCK)	ns		
Row Precharge Time (all banks)	t _{RPab}	MIN	Ma	ax(21ns, 4tCK))	ns		
,		MIN		ax(42ns, 3tCK)		ns		
Row active time	t _{RAS}	MAX	min (9 × t _{REF}	I × Refresh Ra	te ¹⁹⁾ , 70.2)	us		
WRITE recovery time	t _{WR}	MIN	Ma	ax(18ns, 6tCK))	ns		
WRITE-to-READ delay	t _{WTR}	MIN	Ma	ax(10ns, 8tCK))	ns		
Active bank-A to Active bank-B	t _{RRD}	MIN	Ma	ax(10ns, 4tCK)		ns		
Precharge to Precharge Delay	t _{PPD}	MIN		4		tCK		
Four-bank ACTIVATE Window	t _{FAW}	MIN		40		ns		
CKE minimum pulse width during SELF REFRESH (low pulse width during SELF REFRESH)	t _{CKELPD}	MIN	M	lax(7.5ns, 3tCł	<)	ns		



Parameter	Symbol	Min/		LPDDR4x		Unit		
Parameter	Symbol	Max	3200Mbps	3733Mbps	4266Mbps	Unit		
REAL	D Parameters ⁴⁾							
Read preamble	t _{RPRE} ^{5), 8)}	MIN		2.0		t _{CK} (avg)		
0.5 tCK Read postamble	t _{RPST} ^{5), 9)}	MIN		0.5	2.0 0.5 1.5 + t _{DQSCK(Min)} - 200ps DQSCK(Max) + t _{DQSQ} (Max) + 2 × t _{CK}) - 100ps DQSCK(Max) + (BL/2 × t _{CK}) - Max) × t _{CK}) - 100ps 0.18 0.18 1500 3500 4 7 1.0 (1.75ns, 3nCK) x(15ns, 3tCK) Cab + 7.5ns, 2tCK) Cab + 7.5ns, 2tCK) 0.75 1.25 0.4 0.4 0.2 0.2 2.0 0.5 1.5 1 x (30ns, 8tCK) x (50ns, 3tCK)			
1.5 tCK Read postamble	t _{RPST}	MIN		1.5		t _{CK} (avg)		
DQ low-impedance time from CK_t, CK_c	t _{LZ(DQ)} 5)	MIN	(RL × t _{Cl}	к) + t _{DQSCK(M}	_{in)} - 200ps	ps		
DQ high impedance time from CK_t, CK_c	t _{HZ(DQ)} ⁵⁾	MAX				ps		
DQS_c low-impedance time from CK_t, CK_c	t _{LZ(DQS)} ⁵⁾	MIN	(RL × t _{CK}) ·	ps				
DQS_c high impedance time from CK_t, CK_c	t _{HZ(DQS)} ⁵⁾	MAX				ps		
DQS-DQ skew	t _{DQSQ}	MAX		0.18	0.5 1.5 + t _{DQSCK(Min)} - 200ps PQSCK(Max) + t _{DQSQ} (Max) + 2 × t _{CK}) - 100ps DQSCK(Max) + (BL/2 × t _{CK}) - Max) × t _{CK}) - 100ps 0.18 1500 3500 4 7 1.0 (1.75ns, 3nCK) x(15ns, 3tCK) Cab + 7.5ns, 2tCK) 0.75 1.25 0.4 0.4 0.2 0.2 2.0 0.5 1.5 x (30ns, 8tCK) x (50ns, 3tCK) x (50ns, 3tCK)			
tDQS	CK Parameters	Ī				1		
DQS output access time from CK_t/CK_c	t _{DQSCK} ¹⁴⁾	MIN				ps		
		MAX						
DQS output access time from CK_t/CK_c temperature variation	t _{DQSCK_temp} ¹⁵⁾	MAX				ps/°C		
DQS output access time from CK_t/CK_c voltage variation	t _{DQSCK_volt} ¹⁶⁾	MAX		7		ps/mV		
CK to DQS rank to rank variation	t _{DQSCK_rank2rank} 22),23)	MAX		1.0	ns			
	fresh Parameters			(4.75	0.0	ns		
Delay from SRE command to CKE Input low	t _{ESCKE} ²⁴⁾	MIN						
Minimum Self Refresh Time	t _{SR} ²⁴⁾	MIN	Ν	/lax(15ns, 3tC	:K)	ns		
Exit Self Refresh to Valid commands	t _{XSR} ^{24),25)}	MIN	Max(tF	RFCab + 7.5n	s, 2tCK)	ns		
WRIT	E Parameters ⁴⁾							
Write command to 1 st DQS latching	t _{DQSS}	MIN				t _{CK} (avg)		
DOS input high level width		MAX MIN				tou(a)(a)		
DQS input high-level width DQS input low-level width		MIN				t _{CK} (avg) t _{CK} (avg)		
DQS falling edge to CK setup time	t _{DQSL}	MIN				t _{CK} (avg)		
DQS failing edge hold time from CK	t _{DSH}	MIN				t _{CK} (avg)		
Write preamble	t _{WPRE}	MIN				t _{CK} (avg)		
0.5 tCK Write postamble	t _{WPST} ²¹⁾	MIN				t _{CK} (avg)		
1.5 tCK Write postamble	t _{WPST} ²¹⁾	MIN				t _{CK} (avg)		
	wpst /	IVIIIN		1.5		(CK(avg)		
ZQ Calibration	t _{ZQCAL}	MIN		1		us		
ZQ Calibration Values Latch Time		MN	N		CK)	ns		
ZQ Calibration RESET time	tzqreset	MIN				ns		
	Down Parameters		I	(, 34	,			
CKE minimum pulse width (HIGH and LOW pulse width)	t _{CKE}	MIN	m	nax(7.5ns, 4tC	СК)	ns		
Delay from Valid command to CKE Input low	t _{CMDCKE} ²⁶⁾	MIN	М	ax(1.75ns, 3te	CK)	ns		
Valid Clock Requirement after CKE Input Low	t _{CKELCK} ²⁶⁾	MIN		Max(5ns, 5tCl	K)	-		
Valid CS Requirement before CKE Input Low		MIN		1.75	•	ns		
Valid CS Requirement after CKE Input Low		MIN		Max(5ns,5tCł	<)	ns		



D	Orient al	Min/		LPDDR4x		11-14
Parameter	Symbol	Max	3200Mbps	3733Mbps	4266Mbps	Unit
Valid Clock Requirement before CKE Input High	t _{CKCKEH} ²⁶⁾	MIN	М	ax(1.75ns, 3t0	CK)	-ns
Exit power- down to next valid command delay	t _{XP} ²⁶⁾	MIN	N	lax(7.5ns, 5tC	K)	ns
Valid CS Requirement before CKE Input High	t _{CSCKEH}	MIN		1.75		ns
Valid CS Requirement after CKE Input High	t _{CKEHCS}	MIN	N	/lax(7.5ns,5tC	K)	ns
Valid Clock and CS Requirement after CKE Input low after					,	
MRW Command	t _{MRWCKEL} ²⁶⁾	MIN	N	lax(14ns,10tC	K)	ns
Valid Clock and CS Requirement after CKE Input low after	t _{ZQCKE} ²⁶⁾	MIN	M	ax(1.75ns,3tC	.K)	ns
ZQ Calibration Start Command	¹ ZQCKE	IVIIIN		ax(1.75113,510	ix)	113
Command Add	ess Input Paramete	ers ⁴⁾				
Rx Mask voltage - p-p	VcIVW	MAX	155	150	145	mV
Rx timing window	TcIVW	MAX		0.3		UI*
CA AC input pulse amplitude pk-pk	VIHL_AC	MIN	190	1	80	mV
CA input pulse width	TcIPW	MIN		0.6		UI*
Input Slew Rate over VcIVW	SRIN_cIVW	MIN		1		V/ns
	_	MAX		7		
	Read/Write AC Tin	-	[t+ 2pCK		
Additional time after tXP has expired until MRR command	t _{MRRI}	MIN		t _{RCD} + 3nCK		-
MODE REGISTER READ command period	t _{MRR}	MIN		8		nCK
MODE REGISTER WRITE command period	t _{MRW}	MIN	Max(10ns, 10nCK)			
Mode register set command delay	t _{MRD}	MIN	Max(14ns, 10tCK)			
Boot Parameters (10 MHz - 55 MHz) ¹¹	l), 12), 13)				
Clock Cycle Time	t _{CKb}	max	100			ns
-		MIN		18		
Address & Control Input Setup Time	t _{ISb}	MIN		1150		ps
Address & Control Input Hold Time	t _{IHb}	MIN		1150		ps
DQS Output Data Access Time from CK t/CK c	t _{DQSCKb}	MIN		2.0		ns
·	_	MAX		10.0		
Data Strobe Edge to Output Data Edge	t _{DQSQb}	MAX		1.2		ns
	Training AC Param	1	-		0	
Valid Clock Requirement after CKE Input low	t _{CKELCK}	MIN	ſ	Max(5ns, 5nCl	<)	tCK
Data Setup for VREF Training Mode	t _{DStrain}	MIN		2		ns
Data Hold for VREF Training Mode	t _{DHtrain}	MIN		2		ns
Asynchronous Data Read	t _{ADR}	MAX		20		ns
CA Bus Training command to CA Bus Training command delay	t _{CACD} ²⁹⁾	MIN		RU(t _{ADR} /t _{CK})		tCK
Valid Strobe Requirement before CKE Low	t _{DQSCKE} 30)	MIN		10		ns
First CA Bus Training Command Following CKE LOW	t _{CAENT}	MIN		250		ns
VREF Step Time-multiple steps	t _{VREFCA_LONG}	MAX		250		ns
VREF Step Time-one step	t _{VREFCA_SHORT}	MAX		80		ns
Valid Clock Requirement before CS High	t _{CKPRECS}	MIN	2t _{CK} + t _{XP}	(t _{XP} = max(7.5	ons, 5nCK))	-
Valid Clock Requirement after CS High	t _{CKPSTCS}	MIN	m	ax(7.5ns, 5nC	K)	-
Minimum delay from CS to DQS toggle in command bus training	t _{CS_VREF}	MIN		2		tCK
Minimum delay from CKE High to Strobe High Impedance	t _{CKEHDQS}	-		10		ns
Valid Clock Requirement before CKE Input High	скскен	MIN	М	ax(1.75ns, 3t0	CK)	
CA Bus Training CKE High to DQ Tri-state	t _{MRZ}	MIN		1.5	•	ns



Deservator	Cumbed.	Min/		LPDDR4x		Unit		
Parameter	Symbol	Max	3200Mbps	3733Mbps	4266Mbps	Unit		
ODT turn-on Latency from CKE	t _{CKELODTon}	MIN		20		ns		
ODT turn-off Latency from CKE	t _{CKELODToff}	MIN		20		ns		
	t _{XCBT_Short}	MIN	Ма	ax(5nCK, 200	ins)	-		
Exit Command Bus Training Mode to next valid command delay ³²⁾	t _{XCBT_Middle}	MIN	Ма	Max(5nCK, 200ns)				
	t _{XCBT_Long}	MIN	Ma	ax(5nCK, 250	Ins)	-		
Write Leve	ling Parameters		I			<u> </u>		
DQS_t/DQS_c delay after write leveling mode is programmed	t _{WLDQSEN}	MIN		20		tCK		
Write preamble for Write Leveling	t _{WLWPRE}	MIN		20	tCK			
First DQS_t/DQS_c edge after write leveling mode is programmed	t _{WLMRD}	MIN		tCK				
Write leveling output delay	t _{WLO}	MAX		ns				
Mode register set command delay	t _{MRD}	MIN	M	ns				
Valid Clock Requirement before DQS Toggle	t _{CKPRDQS}	MIN	М	CK)	-			
Valid Clock Requirement after DQS Toggle	t _{CKPSTDQS}	MIN	М	ax(7.5ns, 4tC	CK)	-		
Write leveling hold time	t _{WLH} ²⁷⁾	MIN	75	60	50	ps		
Write leveling setup time	t _{WLS} ²⁷⁾	MIN	75	60	50	ps		
Write leveling input valid window	t _{WLIVW} ²⁸⁾	MIN	120	100	90	ps		
Temperature De	-Rating AC Timing	g ²⁰⁾						
DQS output access time from CK_t/CK_c (derated)	t _{DQSCK}	MAX		3600		ps		
RAS-to-CAS delay (derated)	t _{RCD}	MIN		t _{RCD} + 1.875	5	ns		
ACTIVATE-to- ACTIVATE command period (derated)	t _{RC}	MIN		t _{RC} + 3.75		ns		
Row active time (derated)	t _{RAS}	MIN		t _{RAS} + 1.875	;	ns		
Row precharge time (derated)	t _{RP}	MIN		t _{RP} + 1.875		ns		
Active bank A to active bank B (derated)	t _{RRD}	MIN		t _{RRD} + 1.875	5	ns		

NOTE :

1) Frequency values are for reference only. Clock cycle time (tCK) is used to determine device capabilities.

2) All AC timings assume an input slew rate of TBDV/ns.

3) Measured with 4 V/ns differential CK t/CK c slew rate and nominal VIX.

4) READ, WRITE, and Input setup and hold values are referenced to V_{REF}.

5) For LOW-to-HIGH and HIGH-to-LOW transitions, the timing reference is at the point when the signal crosses the transition threshold (V_{TT}). tHZ and tLZ transitions occur in the same access time (with respect to clock) as valid data transitions. These parameters are not referenced to a specific voltage level but to the time when the device output is no longer driving (for tRPST, tHZ(DQS) and tHZ(DQ)), or begins driving (for tRPRE, tLZ(DQS), tLZ(DQ)). Operating and Timing [Burst Read:RL=12, BL=8, tDQSCK<tCK] shows a method to calculate the point when device is no longer driving tHZ(DQS) and tHZ(DQ), or begins driving tLZ(DQS), tLZ(DQ) by measuring the signal at two different voltages. The actual voltage measurement points are not critical as long as the calculation is consistent. 6) Output Transition Timing



Start driving point = 2 x T1 - T2

End driving point = $2 \times T1 - T2$

7)The parameters tLZ(DQS), tLZ(DQ), tHZ(DQS), and tHZ(DQ) are defined as single-ended. The timing parameters tRPRE and tRPST are determined from the differential signal DQS_t-DQS_c.

8) Measured from the point when DQS_t/DQS_c begins driving the signal to the point when DQS_t/DQS_c begins driving the first rising strobe edge. See Pre and Post-amble section in Operating & Timing spec

9) Measured from the last falling strobe edge of DQS_t/DQS_c to the point when DQS_t/DQS_c finishes driving the signal.

10) Input set-up/hold time for signal (CA[9:0], CS). 11) To ensure device operation before the device is configured, a number of AC boot-timing parameters are defined in this table. Boot parameter symbols have the letter b appended (for example, tCK during boot is tCKb). 12) The LPDDR4x device will set some default values upon receiving a RESET (MRW) command as specified in "Definition".



13) The output skew parameters are measured with default output impedance settings using the reference load.

14) Includes DRAM process, voltage and temperature variation. It includes the AC noise impact for frequencies > 20 MHz and max voltage of 45 mV pk-pk from DC-20 MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC Operating conditions.

15) tDQSCK_temp max delay variation as a function of Temperature.

16) tDQSCK_volt max delay variation as a function of DC voltage variation for VDDQ and VDD2. t_{DQSCK_volt} should be used to calculate timing variation due to VDDQ and VDD2 noise < 20 MHz. Host controller do not need to account for any variation due to VDDQ and VDD2 noise > 20 MHz. The voltage supply noise must comply to the component Min-Max DC Operating conditions. The voltage variation is defined as the Max[abs{tDQSCKmin@V1-tDQSCKmax@V2}, abs{tDQSCKmax@V1-tDQSCKmin@V2}]/ abs{V1-V2}.

17) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.

18) tXSR/tXP/tZQLAT are defined as "to the first rising clock edge next valid command".

- 19) Refresh Rate is specified by MR4, OP[2:0].
 20) Timing derating applies for operation at 85°C to 105°C.
- 20) Thining defaulting applies for operation at 85 C to 105 C. 21) The length of Write Postamble depends on MR3 OP1 setting.
- 22) The same voltage and temperature are applied to t_{DQS2CK_rank2rank}.

23) t_{DQSCK rank2rank} parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

24) Delay time has to satisfy both analog time(ns) and clock count(tCK).

It means that t_{ESCKE} will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3tCK is applied to is shown below.



Figure 24. tESCKE Timing

25) MRR-1, CAS-2, DES, MPC, MRW-1 and MRW-2 except PASR Bank/Segment setting are only allowed during this period.

26) Delay time has to satisfy both analog time(ns) and clock count(nCK).

For example, t_{CMDCKE} will not expire until CK has toggled through at least 3 full cycles (3 *tCK) and 1.75ns has transpired. The case which 3nCK is applied to is shown below.



Figure 25. tCMDCKE Timing

27) In addition to the traditional setup and hold time specifications above, there is value in a input valid window based specification for write-leveling training. As the training is based on each device, worst case process skews for setup and hold do not make sense to close timing between CK and DQS.

28) t_{WLIVW} is defined in a similar manner to tdIVW_Total, except that here it is a DQS input valid window with respect to CK. This would need to account for all VT (voltage and temperature) drift terms between CK and DQS within the DRAM that affect the write-leveling input valid window.

The DQS input mask for timing with respect to CK is shown in Figure 26. The "total" mask (tWLIVW) defines the time the input signal must not encroach in order for the DQS input to be successfully captured by CK with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.





Figure 26. DQS_t/DQS_c to CK_t/CK_c timings at the DRAM pins referenced from the internal latch

29) If tCACD is violated, the data for samples which violate tCACD will not be available, except for the last sample (where tCACD after this sample is met). Valid data for the last sample will be available after tADR.

30) DQS_t has to retain a low level during t_{DQSCKE} period, as well as DQS_c has to retain a high level.

31) See Masked Write Operation for detail.

32) Precharge to precharge timing restriction does not apply to Auto-Precharge commands.

33) Exit Command Bus Training Mode to next valid command delay Time depends on value of V_{REF}(CA) setting: MR12 OP[5:0] and V_{REF}(CA) Range: MR12 OP[6] of FSP-OP 0 and 1. The details are shown in tFC value mapping table. Additionally, exit Command Bus Training Mode to next valid command delay Time may affect V_{REF}(DQ) setting. Settling time of V_{REF}(DQ) level is same as V_{REF}(CA) level.



13.5 CA Rx Voltage and Timing

The command and address (CA) including CS input receiver compliance mask for voltage and timing is shown in the figure below. All CA, CS signals apply the same compliance mask and operate in single data rate mode.

The CA input receiver mask for voltage and timing is shown in the figure below is applied across all CA pins. The receiver mask (Rx Mask) defines the area that the input signal must not encroach in order for the DRAM input receiver to be expected to be able to successfully capture a valid input signal; it is not the valid data-eye.



Figure 28. Across pin VREFCA voltage variation

Vcent_CA(pin avg) is defined as the midpoint between the largest Vcent_CA voltage level and the smallest Vcent_CA voltage level across all CA and CS pins for a given DRAM component. Each CA Vcent level is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 28..This clarifies that any DRAM component level variation must be accounted for within the DRAM CA Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.





the CK t/CK c crossing at the DRAM pin.

Figure 29. CA Timings at the DRAM pins

All of the timing terms in Figure 29. are measured from the CK_t/CK_c to the center(midpoint) of the TcIVW window taken at the VcIVW_total voltage levels centered around Vcent CA(pin mid).



NOTE : 1) SRIN_cIVW=VcIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.







[Table 65] DRAM CMD/ADR, CS

Symbol	Parameter	DQ-1333 ^{A)}		DQ-1600/1866		DQ-3200		DQ-3733		DQ-4266		Unit	NOTE
		min	max	min	max	min	max	min	max	min	max		
VcIVW	Rx Mask voltage - p-p	-	175	-	175	-	155	-	150	-	145	mV	1,2,3
TcIVW	Rx timing window	-	0.3	-	0.3	-	0.3	-	0.3	-	0.3	UI*	1,2,3
VIHL_AC	CA AC input pulse amplitude pk- pk	210	-	210	-	190	-	180	-	180	-	mV	4,7
TcIPW	CA input pulse width	0.55	-	0.55	-	0.6	-	0.6	-	0.6	-	UI*	5
SRIN_cIVW	Input Slew Rate over VcIVW	1	7	1	7	1	7	1	7	1	7	V/ns	6

* UI=tCK(avg)min

NOTE :

NOTE: 1) CA Rx mask voltage and timing parameters at the pin including voltage and temperature drift. 2) Rx mask voltage VcIVW total(max) must be centered around Vcent_CA (pin_mid). 3) Vcent_CA must be within the adjustment range of the CA internal Vref. 4) CA only input pulse signal amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_CA(pin mid) such that VIHL_AC/2 min must be met both above and below Vcent_CA. 5) CA only minimum input pulse width defined at the Vcent_CA (pin mid). 6) Input followerth encoded (Vlent) CA (pin mid).

6) Input slew rate over VcIVW Mask centered at Vcent_CA (pin mid).

7) VIHL_AC does not have to be met when no transitions are occurring.

A) The following Rx voltage and absolute timing requirements apply for DQ operating frequencies at or below 1333 for all speed bins. For example the TclVW(ps) = 450ps at or below 1333 operating frequencies.



13.6 DRAM Data Timing



Figure 32. Read data timing definitions tQH and tDQSQ across on DQ signals per DQS group





Figure 33. Read data timing tQW valid window defined per DQ signal



[Table 66] Read output timings

Parameter	Symbol		DR4x- / 1866	LPDI 2133/	DR4x- 2400		4x-3200		4x-3733		4x-4266	Units	Notes
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max		
				Data Tir	ning								
DQS_t,DQS_c to DQ Skew total, per group, per access (DBI-Disabled)	^t DQSQ	-	0.18	-	0.18	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Disabled)	^t QH	^{min(t} QS H ^{,t} QSL)	-	^{min(t} QS H t _{QSL})	-	min(t _{QS} H, t _{QSL})	-	^{min(t} QS H ^{, t} QSL)	-	^{min(t} QS H ^{, t} QSL	-	UI	
DQ output window time total, per pin (DBI- Disabled)	^t QW_total	0.75	-	0.73	-	0.7	-	0.7	-	0.7	-	UI	3
DQ output window time deterministic, per pin (DBI-Disabled)	^t QW_dj	-	TBD	-	TBD	-	TBD	-	TBD	-	TBD	UI	2,3
DQS_t,DQS_c to DQ Skew total, per group, per access (DBIEnabled)	^t DQSQ_DB I	-	0.18	-	0.18	-	0.18	-	0.18	-	0.18	UI	
DQ output hold time total from DQS_t, DQS_c (DBI-Enabled)	^t QH_DBI	^{min(t} QSH_ D ^{BI,} t _{QSL_DBI})	-	^{min(t} QSH_ D ^{BI,} ^t QSL_DBI)	-	^{nin(t} QSH_D BI [,] QSL_DBI ⁾	-	^{min(t} QSH_ D ^{BI,} t _{QSL_DBI})	-	min(tQSH_ D ^{BI,} t _{QSL_DBI})	TBD	UI	
DQ output window time total, per pin (DBI- Enabled)	^t QW_total_ DBI	0.75	-	0.73	-	0.7	-	0.7	-	0.7	-	UI	3
			Da	ta Strobe	e Timing	J							
DQS_t, DQS_c differential output low time (DBI-Disabled)	^t QSL	^t CL(abs) ⁻ 0.05	-	^t CL(abs) - 0.05	-	^t CL(abs) - 0.05	-	^t CL(abs) ⁻ 0.05	-	^t CL(abs) - 0.05	-	^t CK(avg)	3,4
DQS_t, DQS_c differential output high time (DBI-Disabled)	^t QSH	^t CH(abs) ⁻ 0.05	-	^t CH(abs) ⁻ 0.05		^t CH(abs) - 0.05	-	^t CH(abs) ⁻ 0.05	-	^t CL(abs) - 0.05	-	^t CK(avg)	3,5
DQS_t, DQS_c differential output low time (DBI-Enabled)	^t QSL_DBI	CL(abs) ⁻ 0.045	-	^t CL(abs) - 0.045	-	^t CL(abs) - 0.045	-	^t CL(abs) - 0.045	-	^t CL(abs) ⁻ 0.045	-	^t CK(avg)	4,6
DQS_t, DQS_c differential output high time (DBI-Enabled)	^t QSH_DBI	^t CH(abs) ⁻ 0.045	-	^t CH(abs) ⁻ 0.045	-	^t CH(abs) ⁻ 0.045	-	^t CH(abs) ⁻ 0.045		^t CH(abs) ⁻ 0.045	-	^t CK(avg)	5,6

NOTE :

1) The deterministic component of the total timing. Measurement method tbd.
2) This parameter will be characterized and guaranteed by design.
3) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater

a) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 of greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.
4) tQSL describes the instantaneous differential output low pulse width on DQS_t - DQS_c, as it measured the next rising edge from an arbitrary falling edge.
5) tQSH describes the instantaneous differential output high pulse width on DQS_t - DQS_c, as it measured the next rising edge from an arbitrary falling edge.
6) This parameter is function of input clock jitter. These values assume the min tCH(abs) and tCL(abs). When the input clock jitter min tCH(abs) and tCL(abs) is 0.44 or greater of tck(avg) the min value of tQSL will be tCL(abs)-0.04 and tQSH will be tCH(abs) -0.04.

Unit UI = tCK(avg)min/2



13.7 DQ Rx Voltage And Timing

The DQ input receiver mask for voltage and timing is shown Figure 34. is applied per pin. The "total" mask (VdIVW_total, TdiVW_total) defines the area the input signal must not encroach in order for the DQ input receiver to successfully capture an input signal with a BER of lower than tbd. The mask is a receiver property and it is not the valid data-eye.



Figure 35. Across pin V_{REF}DQ voltage variation

Vcent_DQ(pin mid) is defined as the midpoint between the largest Vcent_DQ voltage level and the smallest Vcent_DQ voltage level across all DQ pins for a given DRAM component. Each DQ Vcent is defined by the center, i.e. widest opening, of the cumulative data input eye as depicted in Figure 35..This clarifies that any DRAM component level variation must be accounted for within the DRAM Rx mask. The component level Vref will be set by the system to account for Ron and ODT settings.





Figure 36. DQ to DQS t_{DQS2DQ} & t_{DQDQ} Timings at the DRAM pins referenced from the internal latch

NOTE :

1) t_{DQS2DQ} is measured at the center(midpoint) of the TdiVW window.

2) DQz represents the max t_{DQS2DQ} in this example.

3) DQy represents the min t_{DQS2DQ} in this example.





Figure 37. DQ TdIPW and SRIN_dIVW definition (for each input pulse)

NOTE : 1) SRIN_dIVW=VdIVW_Total/(tr or tf), signal must be monotonic within tr and tf range.





[Table 67] DRAM DQs In Receive Mode;

Symbol	Parameter	1600/ 1	866 ^{A)}	2133	/2400	32	200	37	33	42	66	Unit	NOTE
Symbol	i didiletei	min	max	min	max	min	max	min	max	min	max	Onic	NOTE
VdIVW_total	Rx Mask voltage - p-p total	-	140	-	140	-	140	-	130	-	120	mV	1,2,3,4
TdIVW_total	Rx timing window total (At VdIVW voltage levels)	-	0.22	-	0.22	-	0.25	ŀ	0.25	-	0.25	UI*	1,2,4
TdlVW_1bit	Rx timing window 1 bit toggle (At VdIVW voltage levels)	- TBD -		-	TBD	-	TBD	ŀ	TBD	-	TBD	UI*	1,2,4,12
VIHL_AC	DQ AC input pulse amplitude pk- pk	180	-	180	-	180	-	180	-	170	-	mV	5,13
TdIPW DQ	V DQ Input pulse width (At Vcent_DQ)		-	0.45	-	0.45	-	0.45	-	0.45	-	UI*	6
^t DQS2DQ	DQ to DQS offset	250	700	250	700	250	700	250	700	200	800	ps	7
^t DQ2DQ	DQ to DQ offset	-	30	-	30	-	30	-	30	-	30	ps	8
^t DQS2DQ_temp	DQ to DQS offset temperature variation	-	0.4	-	0.4	-	0.4	-	0.4	-	0.6	ps/°C	9
^t DQS2DQ_volt	DQ to DQS offset voltage varia- tion	-	25	-	25	-	25	-	25	-	33	ps/50mV	10
SRIN_dIVW	Input Slew Rate over VdIVW total	1	7	1	7	1	7	1	7	1	7	V/ns	11
^t DQS2DQ_rank2ran k	DQ to DQS offset rank to rank variation	-	200	-	200	-	200	-	200	-	200	ps	14,15,16

NOTE :

* UI=tck(avg)min/2

1) Data Rx mask voltage and timing parameters are applied per pin and includes the DRAM DQ to DQS voltage AC noise impact for frequencies >20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package. The voltage supply noise must comply to the component Min-Max DC operating conditions. 2) The design specification is a BER <tbd. The BER will be characterized and extrapolated if necessary using a dual dirac method.

3) Rx mask voltage VdIVW total(max) must be centered around Vcent_DQ(pin_mid).

4) Vcent_DQ must be within the adjustment range of the DQ internal Vref.

(a) Vert_DQ indictible within the adjustment range of the DQ memory.
(b) DQ only input pulse amplitude into the receiver must meet or exceed VIHL AC at any point over the total UI. No timing requirement above level. VIHL AC is the peak to peak voltage centered around Vcent_DQ(pin_mid) such that VIHL_AC/2 min must be met both above and below Vcent_DQ
(c) DQ only minimum input pulse width defined at the Vcent_DQ(pin_mid).
(c) DQ to DQS offset is within byte from DRAM pin to DRAM internal latch. Includes all DRAM process, voltage and temperature variation

8) DQ to DQ offset defined within byte from DRAM pin to DRAM internal latch for a given component. 9) TDQS2DQ max delay variation as a function of temperature.

10) TDQS2DQ max delay variation as a function of the DC voltage variation for VDDQ and VDD2. It includes the VDDQ and VDD2 AC noise impact for frequencies > 20MHz and max voltage of 45mv pk-pk from DC-20MHz at a fixed temperature on the package.

11) Input slew rate over VdIVW Mask centered at Vcent_DQ(pin mid).

12) Rx mask defined for a one pin toggling with other DQ signals in a steady state.

13) VIHL_AC does not have to be met when no transitions are occurring.

14) The same voltage and temperature are applied to tDQS2DQ_rank2rank

15) t_{DQS2DQ rank2rank} parameter is applied to multi-ranks per byte lane within a package consisting of the same design dies.

t_{DQS2DQ} rank2rank support was added to JESD209-4B, some older devices designed to support JESD209-4A may not support this parameter. Refer to 16) vendor datasheet

A) The following Rx voltage and absolute timing requirements apply for all DQ operating frequencies at or below 1600 for all speed bins. For example TdIVW total(ps) = 137.5ps at or below 1600 operating frequencies



PART NUMBERING SYSTEM

		LPDDF	R4X PAR	RT N	IUMBERI	NG SYS	STEM		
AS4C	512M32	MD4V	Α	I	62	В	C/I/A	N	XX
AS : Alliance Memory 4C : DRAM Product Line	Memory Organization 512M16: 8Gb (512Mx16) 512M32: 16Gb (512Mx32) 1G32: 32Gb (1Gx32)	Product MD4V : LPDDR4X	Blank : initial release A : Die Rev.A	-			Temperature C:Commercial I : Industrial A:Automotive	&Halogen	Packing Media None: Tray TR : Reel



Alliance Memory, Inc. 12815 NE 124th Street Suite D Kirkland, WA 98034 Tel: 425-898-4456 Fax: 425-896-8628 www.alliancememory.com

Copyright © Alliance Memory All Rights Reserved

© Copyright 2007 Alliance Memory, Inc. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights; mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for DRAM category:

Click to view products by Alliance Memory manufacturer:

Other Similar products are found below :

M366S0924FTS-C7A00 MT52L256M32D1PF-107 WT:B HM514100AZ-80 IS42VM16400M-75BLI K4S560432C-TC75 ATCA-7360-MEM-4G MN41C4256A-07 DEMT46H128M16LFCK6ITA S27KL0641DABHB020 AS4C64M16D1A-6TCN AS4C256M8D2-25BIN MT52L256M32D1PF-107 WT:B TR S27KS0641DPBHV020 AS4C64M32MD2-25BCN AS4C128M16MD2A-25BIN IS43LR16800G-6BL W97AH6KBVX2I MT44K16M36RB-125E:A TR IS45S32800J-7TLA2 MT42L32M32D1HE-18 IT:D IS66WVH32M8DALL-166B1LI SQR-SD418G2K6SNBCB S27KL0642DPBHI023 S27KL0642DPBHI020 S70KS1282GABHB020 S70KL1282DPBHI020 SQR-SD4N8G3K2SNBCB IS66WVO32M8DALL-200BLI-TR IS66WVO32M8DBLL-133BLI-TR IS46TR16K01S2AL-125KBLA2 IS46QR16512A-083TBLA2 MT48LC64M8A2P-75:C TR AS4C4M32SA-6TINTR MT40A2G8JC-062E IT:E MT53E1G32D2FW-046 AAT:B TR MT42L64M32D2HE-18 IT:D MT53E512M64D2RR-046 WT:B MT40A1G16KD-062E IT:E IS66WVH16M8DBLL-100B1LI IS66WVH16M8DALL-166B1LI S70KL1282GABHV020 MT53E1G32D2FW-046 IT:B MT40A1G16TB-062E IT:F NT5CB256M16ER-FL NT5CB128M16IP-EK NT5CC512M8EN-EK K4F8E304HB-MGCJ K4B2G1646F-BCMA K4RAH165VB-BCQK K4B4G1646E-BMMA