

4-Mbit (256 K × 16) Static RAM

Features

- Pin-and function-compatible with CY7C1041B
- High speed□ t_{AA} = 10 ns
- Low active power
 □ I_{CC} = 90 mA at 10 ns (Industrial)
- Low CMOS standby power
 □ I_{SB2} = 10 mA
- 2.0 V data retention
- Automatic power-down when deselected
- TTL-compatible inputs and outputs
- Easy memory expansion with CE and OE features
- Available in Pb-free 44-pin (400-Mil) Molded SOJ and 44-pin TSOP II packages

Functional Description

The CY7C1041D $^{[1]}$ is a high-performance CMOS static RAM organized as 256K words by 16 bits. Writing to the device is accomplished by taking Chip Enable $\overline{(CE)}$ and Write Enable $\overline{(WE)}$ inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location

specified on the address pins (A_0 through A_{17}). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A_0 through A_{17}).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on I/O0 to I/O7. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O8 to I/O15. See the truth table at the back of this data sheet for a complete description of read and write modes.


The input/output pins (I/O $_0$ through I/O $_{15}$) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1041D is available in a standard 44-pin 400-mil-wide body width SOJ and 44-pin TSOP II package with center power and ground (revolutionary) pinout.

The CY7C1041D is suitable for interfacing with processors that have TTL I/P levels. It is not suitable for processors that require CMOS I/P levels. Please see Electrical Characteristics on page 4 for more details and suggested alternatives.

For a complete list of related documentation, click here.

Logic Block Diagram



Note

1. For guidelines on SRAM system design, please refer to the "System Design Guidelines" Cypress application note, available on the internet at www.cypress.com.

Revised November 24, 2014



Contents


Pin Configuration	3
Selection Guide	3
Maximum Ratings	4
Operating Range	
Electrical Characteristics	4
Capacitance	5
Thermal Resistance	
AC Test Loads and Waveforms	5
Data Retention Characteristics	6
Data Retention Waveform	6
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	11
Ordering Code Definitions	
Package Diagrams	
Acronyms	13
Document Conventions	13
Units of Measure	13
Document History Page	14
Sales, Solutions, and Legal Information	16
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	16
Cypress Developer Community	16
Technical Support	



Pin Configuration

Figure 1. 44-pin SOJ / TSOP II pinout (Top View)



Selection Guide

Description	-10 (Industrial)	-12 (Automotive) [2]	Unit
Maximum Access Time	10	12	ns
Maximum Operating Current	90	95	mA
Maximum CMOS Standby Current	10	15	mA

Note

^{2.} Automotive product information is Preliminary.



Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Ambient Temperature with Power Applied–55 °C to +125 °C Supply Voltage on V $_{CC}$ to Relative GND $^{[3]}$ –0.5 V to +6.0 V

DC Voltage Applied to Outputs in High Z State $^{[3]}$ -0.5 V to V $_{\rm CC}$ +0.5 V

DC Input Voltage $^{[3]}$ -0.5 V to V_{CC} +0.5 V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	~2001 \/
Latch-up Current	

Operating Range

Range	Ambient Temperature	V _{CC}	Speed	
Industrial	–40 °C to +85 °C	$5~\textrm{V}\pm0.5$	10 ns	
Automotive	-40 °C to +125 °C	$5~V\pm0.5$	12 ns	

Electrical Characteristics

Over the Operating Range

Doromotor	Description	Test Cond	-10 (Industrial)		-12 (Automotive)		Unit	
Parameter	Description	rest Cond	rest Conditions			Min	Max	Unit
V _{OH}	Output HIGH Voltage	V _{CC} = Min	$I_{OH} = -4.0 \text{ mA}$	2.4	-	2.4	_	V
		V _{CC} = Max	$I_{OH} = -0.1 \text{mA}$	-	3.4 ^[4]	-	3.4 [4]	
V _{OL}	Output LOW Voltage	V _{CC} = Min	$I_{OL} = 8.0 \text{ mA}$	-	0.4	_	0.4	V
V_{IH}	Input HIGH Voltage			2.0	$V_{CC} + 0.5$	2.0	$V_{CC} + 0.5$	V
V_{IL}	Input LOW Voltage [3]			-0.5	0.8	-0.5	0.8	V
I _{IX}	Input Leakage Current	$GND \leq V_I \leq V_CC$		-1	+1	-1	+1	μΑ
I _{OZ}	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{OUT}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$		-1	+1	-1	+1	μА
I _{CC}	V _{CC} Operating Supply Current	$V_{CC} = Max,$ $f = f_{MAX} = 1/t_{RC}$	100 MHz	-	90	-	_	mA
			83 MHz	-	80	-	95	mA
			66 MHz	-	70	-	85	mA
			40 MHz	-	60	-	75	mA
I _{SB1}	Automatic CE Power-Down Current – TTL Inputs		$_{L}$, $f = f_{MAX}$	_	20	-	25	mA
I _{SB2}	Automatic CE Power-Down Current – CMOS Inputs	$\begin{array}{c} \text{Max V}_{\text{CC}}, \overline{\text{CE}} \geq \text{V}_{\text{CC}} \\ \text{V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{V or} \end{array}$		_	10	_	15	mA

Notes

Document Number: 38-05472 Rev. *I

V_{IL} (Min) = -2.0 V and V_{IH}(max) = V_{CC} + 2 V for pulse durations of less than 20 ns.
 Please note that the maximum V_{OH} limit does not exceed minimum CMOS V_{IH} of 3.5 V. If you are interfacing this SRAM with 5V legacy processors that require a minimum V_{IH} of 3.5 V, please refer to Application Note AN6081 for technical details and options you may consider.



Capacitance


Parameter [5]	Description	Test Conditions	Max	Unit
C _{IN}	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz}, V_{CC} = 5.0 \text{V}$	8	pF
C _{OUT}	I/O capacitance		8	pF


Thermal Resistance

Parameter [5]	Description	Test Conditions	44-pin SOJ Package	44-pin TSOP II Package	Unit
Θ_{JA}		Still Air, soldered on a 3 × 4.5 inch, four-layer printed circuit board	57.91	50.66	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)		36.73	17.17	°C/W

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms [6]







Note

- 5. Tested initially and after any design or process changes that may affect these parameters.
- 6. AC characteristics (except High-Z) are tested using the load conditions shown in Figure 2 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 2 (c)




Data Retention Characteristics

Over the Operating Range

Parameter	Description	Conditions ^[7]	Min	Max	Unit	
V_{DR}	V _{CC} for Data Retention			2.0	-	V
I _{CCDR}	Data Retention Current	$V_{CC} = V_{DR} = 2.0 \text{ V},$	Industrial	_	10	mA
I _{CCDR}	Data Retention Current	$\overline{CE} \ge V_{CC} - 0.3 \text{ V},$ $V_{IN} \ge V_{CC} - 0.3 \text{ V or } V_{IN} \le 0.3 \text{ V}$	Automotive	-	15	mA
t _{CDR} ^[8]	Chip Deselect to Data Retention Time		•	0	_	ns
t _R ^[9]	Operation Recovery Time			t _{RC}	_	ns

Data Retention Waveform

Figure 3. Data Retention Waveform



- No input may exceed V_{CC} + 0.5 V.
 Tested initially and after any design or process changes that may affect these parameters.
 Full device operation requires linear V_{CC} ramp from V_{DR} to V_{CC(Min)} ≥ 50 μs or stable at V_{CC(Min)} ≥ 50 μs.



Switching Characteristics

Over the Operating Range

[11]		-10 (Inc	dustrial)	-12 (Automotive)		
Parameter [11]	Description	Min	Max	Min	Max	Unit
Read Cycle		-	•	•		
t _{power}	V _{CC} (typical) to the First Access ^[12]	100	_	100	_	μS
t _{RC}	Read Cycle Time	10	-	12	_	ns
t _{AA}	Address to Data Valid	_	10	_	12	ns
t _{OHA}	Data Hold from Address Change	3	-	3	_	ns
t _{ACE}	CE LOW to Data Valid	_	10	_	12	ns
t _{DOE}	OE LOW to Data Valid	_	5	_	6	ns
t _{LZOE}	OE LOW to Low Z	0	-	0	_	ns
t _{HZOE}	OE HIGH to High Z ^[13, 14]	_	5	_	6	ns
t _{LZCE}	CE LOW to Low Z ^[14]	3	_	3	_	ns
t _{HZCE}	CE HIGH to High Z ^[13, 14]	_	5	_	6	ns
t _{PU}	CE LOW to Power-Up	0	-	0	_	ns
t _{PD}	CE HIGH to Power-Down	_	10	_	12	ns
t _{DBE}	Byte Enable to Data Valid	_	5	_	6	ns
t _{LZBE}	Byte Enable to Low Z	0	_	0	_	ns
t _{HZBE}	Byte Disable to High Z	_	5	_	6	ns
Write Cycle [15	, 16]	<u>.</u>				
t _{WC}	Write Cycle Time	10	_	12	_	ns
t _{SCE}	CE LOW to Write End	7	_	10	_	ns
t _{AW}	Address Set-Up to Write End	7	_	10	_	ns
t _{HA}	Address Hold from Write End	0	_	0	_	ns
t _{SA}	Address Set-Up to Write Start	0	_	0	_	ns
t _{PWE}	WE Pulse Width	7	_	10	_	ns
t _{SD}	Data Set-Up to Write End	6	_	7	_	ns
t _{HD}	Data Hold from Write End	0	-	0	_	ns
t _{LZWE}	WE HIGH to Low Z ^[14]	3	_	3	_	ns
t _{HZWE}	WE LOW to High Z ^[13, 14]	_	5	_	6	ns
t _{BW}	Byte Enable to End of Write	7	_	10	_	ns

Document Number: 38-05472 Rev. *I

^{10.} AC characteristics (except High-Z) are tested using the load conditions shown in Figure 2 (a). High-Z characteristics are tested for all speeds using the test load shown in Figure 2 (c)

Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5 V, input pulse levels of 0 to 3.0 V, and output loading of the specified I_{QL}/I_{QH} and 30-pF load capacitance.

^{12.} t_{POWER} gives the minimum amount of time that the power supply should be at typical V_{CC} values until the first memory access can be performed.

13. t_{HZOE}, t_{HZDE}, t_{HZDE}, and t_{HZWE} are specified with a load capacitance of 5 pF as in part (c) of Figure 2. Transition is measured when the outputs enter a high impedance state.

14. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZCE}, t_{HZDE} is less than t_{LZDE}, and t_{HZWE} is less than t_{LZWE} for any given device.

^{15.} The internal Write time of the memory is defined by the overlap of $\overline{\text{CE}}$ LOW, and $\overline{\text{WE}}$ LOW. $\overline{\text{CE}}$ and $\overline{\text{WE}}$ must be LOW to initiate a Write, and the transition of either of these signals can terminate the Write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the Write.

^{16.} The minimum Write cycle time for Write Cycle No. 4 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .



Switching Waveforms

Figure 4. Read Cycle No. 1 [17, 18]





Figure 5. Read Cycle No. 2 (OE Controlled) [19, 20]



Notes

- 17. No input may exceed V_{CC} + 0.5 V.
- 18. Device is continuously selected. \overline{OE} , \overline{CE} , \overline{BHE} , and/or \overline{BHE} = V_{IL} .
- 19. WE is HIGH for read cycle.
- 20. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.



Switching Waveforms(continued)

Figure 6. Write Cycle No. 1 (CE Controlled) [21, 22]





Figure 7. Write Cycle No. 2 (BLE or BHE Controlled)



Notes

21. Data I/O is high impedance if \overline{OE} or \overline{BHE} and/or $\overline{BLE} = V_{IH}$.

22. If $\overline{\text{CE}}$ goes HIGH simultaneously with $\overline{\text{WE}}$ going HIGH, the output remains in a high-impedance state.



Switching Waveforms(continued)

Figure 8. Write Cycle No. 3 (WE Controlled, OE HIGH During Write) [23, 24]





Figure 9. Write Cycle No. 4 (WE Controlled, OE LOW) [26]



Notes

- 23. Address valid prior to or coincident with $\overline{\text{CE}}$ transition LOW.
- 24. Data I/O is high impedance if $\overline{\text{OE}}$ or $\overline{\text{BHE}}$ and/or $\overline{\text{BLE}}$ = V_{IH} .
- 25. During this period the I/Os are in the output state and input signals should not be applied.
- 26. The minimum Write cycle time for Write Cycle No. 4 ($\overline{\text{WE}}$ Controlled, $\overline{\text{OE}}$ LOW) is the sum of t_{HZWE} and t_{SD} .



Truth Table

CE	OE	WE	BLE	BHE	I/O ₀ –I/O ₇	I/O ₈ –I/O ₁₅	Mode	Power
Н	Χ	Χ	Χ	Χ	High Z	High Z	Power Down	Standby (I _{SB})
L	L	Н	L	L	Data Out	Data Out	Read All bits	Active (I _{CC})
L	L	Н	L	Н	Data Out	High Z	Read Lower bits only	Active (I _{CC})
L	L	Н	Н	L	High Z	Data Out	Read Upper bits only	Active (I _{CC})
L	Χ	L	L	L	Data In	Data In	Write All bits	Active (I _{CC})
L	Х	L	L	Н	Data In	High Z	Write Lower bits only	Active (I _{CC})
L	Х	L	Н	L	High Z	Data In	Write Upper bits only	Active (I _{CC})
L	Н	Н	Χ	Χ	High Z	High Z	Selected, Outputs Disabled	Active (I _{CC})


Ordering Information

Table 1 lists the CY7C1041D key package features and ordering codes. The table contains only the parts that are currently available. If you do not see what you are looking for, contact your local sales representative. For more information, visit the Cypress website at www.cypress.com and refer to the product summary page at http://www.cypress.com/products.

Table 1. Key Features and Ordering Information

Speed (ns)	Ordering Code Package Diagram		Package Type	Operating Range
10	CY7C1041D-10VXI	51-85082	44-pin SOJ (400 Mils) Pb-free	Industrial
	CY7C1041D-10ZSXI	51-85087	44-pin TSOP (Type II) Pb-free	

Ordering Code Definitions





Package Diagrams

Figure 10. 44-pin SOJ (400 Mils) V44.4 Package Outline, 51-85082





Figure 11. 44-pin TSOP Z44-II Package Outline, 51-85087



51-85087 *E



Acronyms

Acronym	Description				
CE	Chip Enable				
CMOS	Complementary Metal Oxide Semiconductor				
I/O	Input/Output				
OE	Output Enable				
SRAM	Static Random Access Memory				
SOJ	Small Outline J-Lead				
TSOP	Thin Small Outline Package				
VFBGA	Very Fine-Pitch Ball Grid Array				

Document Conventions

Units of Measure

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
mA	milliampere			
mV	millivolt			
mW	milliwatt			
ns	nanosecond			
pF	picofarad			
V	volt			
W	watt			



Document History Page

Document Title: CY7C1041D, 4-Mbit (256 K × 16) Static RAM Document Number: 38-05472						
Revision	ECN	Orig. of Change	Submission Date	Description of Change		
**	201560	SWI	See ECN	Advance Datasheet for C9 IPP		
*A	233729	RKF	See ECN	1.AC, DC parameters are modified as per EROS (Spec #01-2165) 2.Pb-free offering in the 'ordering information'		
*B	351117	PCI	See ECN	Changed from Advance to Preliminary Removed 17 and 20 ns Speed bin Added footnote # 4 Redefined I _{CC} values for Com'l and Ind'l temperature ranges I _{CC} (Com'l): Changed from 67 and 54 mA to 75 and 70 mA for 12 and 15 ns speed bins respectively I _{CC} (Ind'l): Changed from 80, 67 and 54 mA to 90, 85 and 80 mA for 10, 12 and 15 ns speed bins respectively Changed footnote # 10 on t _R Changed t _{SCE} from 8 to 7 ns for 10 ns speed bin Added Static Discharge Voltage and latch-up current spec Added V _{IH(max)} spec in footnote # 2 Changed reference voltage level for measurement of Hi-Z parameters from ±500 mV to ±200 mV Added Write Cycle (WE Controlled, OE HIGH During Write) Timing Diagram Changed part names from Z to ZS in the Ordering Information Table Removed L-Version Added 10 ns parts in the Ordering Information Table Added Crdering Information Table		
*C	446328	NXR	See ECN	Converted Preliminary to Final Removed -15 speed bin Removed Commercial Operating Range product information Added Automotive Operating Range product information Changed Maximum Rating for supply voltage from 7 V to 6 V Updated Thermal Resistance table Changed t _{HZWE} from 6 ns to 5 ns Updated footnote #8 on High-Z parameter measurement Updated the Ordering Information and replaced Package Name column with Package Diagram in the Ordering Information table		
*D	2897049	VKN	03/22/10	Removed inactive parts from the ordering information table.		
*E	3109184	AJU	12/13/2010	Added Ordering Code Definitions.		
*F	3236731	PRAS	04/21/2011	Template updates. Added acronyms and units tables.		
*G	4040855	MEMJ	06/27/2013	Updated Functional Description. Updated Electrical Characteristics: Added one more Test Condition "V _{CC} = Max, I _{OH} = -0.1mA" for V _{OH} parameter and added maximum value corresponding to that Test Condition. Added Note 4 and referred the same note in maximum value for V _{OH} parameter corresponding to Test Condition "V _{CC} = Max, I _{OH} = -0.1mA". Updated Package Diagrams: spec 51-85082 – Changed revision from *C to *E. spec 51-85087 – Changed revision from *C to *E. Updated in new template.		



Document History Page(continued)

Document Title: CY7C1041D, 4-Mbit (256 K × 16) Static RAM Document Number: 38-05472								
Revision	ECN	Orig. of Change	Submission Date	Description of Change				
*H	4390998	MEMJ	05/27/2014	Updated Switching Characteristics: Updated Note 16 (Replaced "Write Cycle No. 3" with "Write Cycle No. 4"). Updated Switching Waveforms: Added Note 26 and referred the same note in Figure 9. Completing Sunset Review.				
*	4578500	MEMJ	11/24/2014	Added related documentation hyperlink in page 1.				



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

Automotive Clocks & Buffers Interface

Lighting & Power Control

Memory
PSoC
Touch Sensing
USB Controllers
Wireless/RF

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/plc cypress.com/go/memory cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

PSoC® Solutions

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community

Community | Forums | Blogs | Video | Training

Technical Support

cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.