

To our customers,

Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: <http://www.renesas.com>

April 1st, 2010
Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (<http://www.renesas.com>)

Send any inquiries to <http://www.renesas.com/inquiry>.

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

16 H8/36057 Group, H8/36037 Group

Hardware Manual

Renesas 16-Bit Single-Chip Microcomputer
H8 Family/H8/300H Tiny Series

H8/36057	HD64F36057, HD64F36057G HD64336057, HD64336057G
H8/36054	HD64F36054, HD64F36054G HD64336054, HD64336054G
H8/36037	HD64F36037, HD64F36037G HD64336037, HD64336037G
H8/36036	HD64336036, HD64336036G
H8/36035	HD64336035, HD64336035G
H8/36034	HD64F36034, HD64F36034G HD64336034, HD64336034G
H8/36033	HD64336033, HD64336033G
H8/36032	HD64336032, HD64336032G

- a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms or circuit application examples contained in these materials.
 3. All information contained in these materials, including product data, diagrams, charts, programs, algorithms represents information on products at the time of publication of these materials, and is subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss resulting from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a test system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the use of information contained herein.
 5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for information considering the use of a product contained herein for any specific purposes, such as apparatuses or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
 6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce these materials in whole or in part these materials.
 7. If these products or technologies are subject to the Japanese export control restrictions, they may not be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
 8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.

are in their open states, intermediate levels are induced by noise in the vicinity, and through current flows internally, and a malfunction may occur.

3. Processing before Initialization

Note: When power is first supplied, the product's state is undefined.

The states of internal circuits are undefined until full power is supplied throughout the chip and a low level is input on the reset pin. During the period where the states are undefined, the register settings and the output state of each pin are also undefined. Design your system so that it does not malfunction because of processing while it is in this undefined state. For those products which have a reset function, reset the LSI immediately after the power supply has been turned on.

4. Prohibition of Access to Undefined or Reserved Addresses

Note: Access to undefined or reserved addresses is prohibited.

The undefined or reserved addresses may be used to expand functions, or test registers that may have been allocated to these addresses. Do not access these registers; the operation is not guaranteed if they are accessed.

- CPU and System-Control Modules
- On-Chip Peripheral Modules

The configuration of the functional description of each module differs according to module. However, the generic style includes the following items:

- i) Feature
- ii) Input/Output Pin
- iii) Register Description
- iv) Operation
- v) Usage Note

When designing an application system that includes this LSI, take notes into account. Each section includes notes in relation to the descriptions given, and usage notes are given, as required, in the final part of each section.

7. List of Registers

8. Electrical Characteristics

9. Appendix

10. Main Revisions and Additions in this Edition (only for revised versions)

The list of revisions is a summary of points that have been revised or added to earlier versions. This does not include all of the revised contents. For details, see the actual locations in the manual.

11. Index

Objective: This manual was written to explain the hardware functions and electrical characteristics of the H8/36057 Group and H8/36037 Group to the target user. Refer to the H8/300H Series Software Manual for a detailed description of the instruction set.

Notes on reading this manual:

- In order to understand the overall functions of the chip
Read the manual according to the contents. This manual can be roughly categorized into sections on the CPU, system control functions, peripheral functions, and electrical characteristics.
- In order to understand the details of the CPU's functions
Read the H8/300H Series Software Manual.
- In order to understand the details of a register when its name is known
Read the index that is the final part of the manual to find the page number of the entry for the register. The addresses, bits, and initial values of the registers are summarized in section 1. List of Registers.

Example:

Register name:	The following notation is used for cases when the same function is implemented on more than one channel: XXX_N (XXX is the register name and N is the channel number)
Bit order:	The MSB is on the left and the LSB is on the right.

by the E7 or E8. If address breaks are set as being used by the E7 or E8, the address control registers must not be accessed.

6. When the E7 or E8 is used, $\overline{\text{NMI}}$ is an input/output pin (open-drain in output mode), P87 are input pins, and P86 is an output pin.
7. In on-board programming mode by boot mode, channel 1 (P21/RXD and P22/TXD) is used.

Related Manuals: The latest versions of all related manuals are available from our website. Please ensure you have the latest versions of all documents you require.
<http://www.renesas.com/>

H8/36057 Group and H8/36037 Group manuals:

Document Title	Document ID
H8/36057 Group, H8/36037 Group Hardware Manual	This manual
H8/300H Series Software Manual	REJ09B

User's manuals for development tools:

Document Title	Document ID
H8S, H8/300 Series C/C++ Compiler, Assembler, Optimizing Linkage Editor User's Manual	REJ10B
H8S, H8/300 Series Simulator/Debugger User's Manual	REJ10B
H8S, H8/300 Series High-Performance Embedded Workshop 3 Tutorial	REJ10B
H8S, H8/300 Series High-Performance Embedded Workshop 3 User's Manual	REJ10B

2.1	Address Space and Memory Map
2.2	Register Configuration.....
2.2.1	General Registers
2.2.2	Program Counter (PC)
2.2.3	Condition-Code Register (CCR).....
2.3	Data Formats.....
2.3.1	General Register Data Formats
2.3.2	Memory Data Formats
2.4	Instruction Set
2.4.1	Table of Instructions Classified by Function
2.4.2	Basic Instruction Formats
2.5	Addressing Modes and Effective Address Calculation.....
2.5.1	Addressing Modes
2.5.2	Effective Address Calculation
2.6	Basic Bus Cycle
2.6.1	Access to On-Chip Memory (RAM, ROM).....
2.6.2	On-Chip Peripheral Modules
2.7	CPU States
2.8	Usage Notes
2.8.1	Notes on Data Access to Empty Areas
2.8.2	EEPMOV Instruction.....
2.8.3	Bit-Manipulation Instruction
Section 3 Exception Handling	
3.1	Exception Sources and Vector Address
3.2	Register Descriptions.....
3.2.1	Interrupt Edge Select Register 1 (IEGR1)
3.2.2	Interrupt Edge Select Register 2 (IEGR2)
3.2.3	Interrupt Enable Register 1 (IENR1)

3.5.1	Interrupts after Reset
3.5.2	Notes on Stack Area Use
3.5.3	Notes on Rewriting Port Mode Registers
Section 4 Address Break	
4.1	Register Descriptions
4.1.1	Address Break Control Register (ABRKCR)
4.1.2	Address Break Status Register (ABRKSR)
4.1.3	Break Address Registers (BARH, BARL).....
4.1.4	Break Data Registers (BDRH, BDRL)
4.2	Operation
Section 5 Clock Pulse Generators	
5.1	System Clock Generator
5.1.1	Connecting Crystal Resonator
5.1.2	Connecting Ceramic Resonator
5.1.3	External Clock Input Method.....
5.2	Prescaler.....
5.2.1	Prescaler S
5.3	Usage Notes
5.3.1	Note on Resonators.....
5.3.2	Notes on Board Design.....
Section 6 Power-Down Modes	
6.1	Register Descriptions.....
6.1.1	System Control Register 1 (SYSCR1).....
6.1.2	System Control Register 2 (SYSCR2).....
6.1.3	Module Standby Control Register 1 (MSTCR1)
6.1.4	Module Standby Control Register 2 (MSTCR2)

Section 7	ROM
7.1	Block Configuration
7.2	Register Descriptions.....
7.2.1	Flash Memory Control Register 1 (FLMCR1).....
7.2.2	Flash Memory Control Register 2 (FLMCR2).....
7.2.3	Erase Block Register 1 (EBR1)
7.2.4	Flash Memory Power Control Register (FLPWCR)
7.2.5	Flash Memory Enable Register (FENR).....
7.3	On-Board Programming Modes.....
7.3.1	Boot Mode
7.3.2	Programming/Erasing in User Program Mode.....
7.4	Flash Memory Programming/Erasing.....
7.4.1	Program/Program-Verify
7.4.2	Erase/Erase-Verify.....
7.4.3	Interrupt Handling when Programming/Erasing Flash Memory.....
7.5	Program/Erase Protection
7.5.1	Hardware Protection
7.5.2	Software Protection.....
7.5.3	Error Protection.....
7.6	Programmer Mode
7.7	Power-Down States for Flash Memory.....

Section 8 RAM

Section 9 I/O Ports.....

9.1	Port 1.....
9.1.1	Port Mode Register 1 (PMR1)
9.1.2	Port Control Register 1 (PCR1)
9.1.3	Port Data Register 1 (PDR1).....

	9.3.4	Port Pull-Up Control Register 5 (PUCR5).....
	9.3.5	Pin Functions
9.4		Port 6.....
	9.4.1	Port Control Register 6 (PCR6)
	9.4.2	Port Data Register 6 (PDR6)
	9.4.3	Pin Functions
9.5		Port 7.....
	9.5.1	Port Control Register 7 (PCR7)
	9.5.2	Port Data Register 7 (PDR7)
	9.5.3	Pin Functions
9.6		Port 8.....
	9.6.1	Port Control Register 8 (PCR8)
	9.6.2	Port Data Register 8 (PDR8)
	9.6.3	Pin Functions
9.7		Port 9.....
	9.7.1	Port Control Register 9 (PCR9)
	9.7.2	Port Data Register 9 (PDR9)
	9.7.3	Pin Functions
9.8		Port B.....
	9.8.1	Port Data Register B (PDRB)
Section 10 Timer B1.....		
10.1		Features.....
10.2		Input/Output Pin
10.3		Register Descriptions.....
	10.3.1	Timer Mode Register B1 (TMB1)
	10.3.2	Timer Counter B1 (TCB1).....
	10.3.3	Timer Load Register B1 (TLB1)
10.4		Operation

11.3.3	Timer Control Register V0 (TCRV0)	
11.3.4	Timer Control/Status Register V (TCSR_V)	
11.3.5	Timer Control Register V1 (TCRV1)	
11.4	Operation	
11.4.1	Timer V Operation	
11.5	Timer V Application Examples	
11.5.1	Pulse Output with Arbitrary Duty Cycle	
11.5.2	Pulse Output with Arbitrary Pulse Width and Delay from TRGV Input	
11.6	Usage Notes	
Section 12 Timer Z		
12.1	Features	
12.2	Input/Output Pins	
12.3	Register Descriptions	
12.3.1	Timer Start Register (TSTR)	
12.3.2	Timer Mode Register (TMDR)	
12.3.3	Timer PWM Mode Register (TPMR)	
12.3.4	Timer Function Control Register (TFCR)	
12.3.5	Timer Output Master Enable Register (TOER)	
12.3.6	Timer Output Control Register (TOCR)	
12.3.7	Timer Counter (TCNT)	
12.3.8	General Registers A, B, C, and D (GRA, GRB, GRC, and GRD)	
12.3.9	Timer Control Register (TCR)	
12.3.10	Timer I/O Control Register (TIORA and TIORC)	
12.3.11	Timer Status Register (TSR)	
12.3.12	Timer Interrupt Enable Register (TIER)	
12.3.13	PWM Mode Output Level Control Register (POCR)	
12.3.14	Interface with CPU	
12.4	Operation	

12.5.2	Status Flag Clearing Timing	
12.6	Usage Notes	
Section 13 Watchdog Timer		
13.1	Features	
13.2	Register Descriptions	
13.2.1	Timer Control/Status Register WD (TCSRWD)	
13.2.2	Timer Counter WD (TCWD)	
13.2.3	Timer Mode Register WD (TMWD)	
13.3	Operation	
Section 14 Serial Communication Interface 3 (SCI3)		
14.1	Features	
14.2	Input/Output Pins	
14.3	Register Descriptions	
14.3.1	Receive Shift Register (RSR)	
14.3.2	Receive Data Register (RDR)	
14.3.3	Transmit Shift Register (TSR)	
14.3.4	Transmit Data Register (TDR)	
14.3.5	Serial Mode Register (SMR)	
14.3.6	Serial Control Register 3 (SCR3)	
14.3.7	Serial Status Register (SSR)	
14.3.8	Bit Rate Register (BRR)	
14.4	Operation in Asynchronous Mode	
14.4.1	Clock	
14.4.2	SCI3 Initialization	
14.4.3	Data Transmission	
14.4.4	Serial Data Reception	
14.5	Operation in Clocked Synchronous Mode	

14.8.2	Mark State and Break Sending.....
14.8.3	Receive Error Flags and Transmit Operations (Clocked Synchronous Mode Only).....
14.8.4	Receive Data Sampling Timing and Reception Margin in Asynchronous Mode
Section 15 Controller Area Network for Tiny (TinyCAN)	
15.1	Features.....
15.2	Input/Output Pins.....
15.3	Register Descriptions.....
15.3.1	Test Control Register (TCR).....
15.3.2	Master Control Register (MCR)
15.3.3	TinyCAN Module Control Register (TCMR).....
15.3.4	General Status Register (GSR)
15.3.5	Bit Configuration Registers 0, 1 (BCR0, BCR1).....
15.3.6	Mailbox Configuration Register (MBCR)
15.3.7	Transmit Pending Register (TXPR).....
15.3.8	Transmit Pending Cancel Register (TXCR)
15.3.9	Transmit Acknowledge Register (TXACK)
15.3.10	Abort Acknowledge Register (ABACK)
15.3.11	Data Frame Receive Complete Register (RXPR)
15.3.12	Remote Request Register (RFPR).....
15.3.13	Unread Message Status Register (UMSR).....
15.3.14	TinyCAN Interrupt Registers 0, 1 (TCIRR0, TCIRR1).....
15.3.15	Mailbox Interrupt Mask Register (MBIMR).....
15.3.16	TinyCAN Interrupt Mask Registers 0, 1 (TCIMR0, TCIMR1)
15.3.17	Transmit Error Counter (TEC).....
15.3.18	Receive Error Counter (REC).....
15.4	Message Data and Control

15.6	Interrupt Requests	
15.7	Test Mode Settings	
15.8	CAN Bus Interface	
15.9	Usage Notes	
Section 16	Synchronous Serial Communication Unit (SSU)	
16.1	Features	
16.2	Continuous transmission and reception of serial data are enabled since both transr and Input/Output Pins	
16.3	Register Descriptions	
16.3.1	SS Control Register H (SSCRH)	
16.3.2	SS Control Register L (SSCRL)	
16.3.3	SS Mode Register (SSMR)	
16.3.4	SS Enable Register (SSER)	
16.3.5	SS Status Register (SSSR)	
16.3.6	SS Receive Data Register (SSRDR)	
16.3.7	SS Transmit Data Register (SSTDR)	
16.3.8	SS Shift Register (SSTRSR)	
16.4	Operation	
16.4.1	Transfer Clock	
16.4.2	Relationship between Clock Polarity and Phase, and Data	
16.4.3	Relationship between Data Input/Output Pin and Shift Register	
16.4.4	Communication Modes and Pin Functions	
16.4.5	Operation in Clocked Synchronous Communication Mode	
16.4.6	Operation in Four-Line Bus Communication Mode	
16.4.7	Initialization in Four-Line Bus Communication Mode	
16.4.8	Serial Data Transmission	
16.4.9	Serial Data Reception	
16.4.10	$\overline{\text{SCS}}$ Pin Control and Arbitration	

17.4	Count Operation.....
17.5	Usage Notes
17.5.1	Clock Supply to Watchdog Timer
17.5.2	Writing to ROPCR.....

Section 18 A/D Converter.....

18.1	Features.....
18.2	Input/Output Pins
18.3	Register Descriptions.....
18.3.1	A/D Data Registers A to D (ADDRA to ADDR D)
18.3.2	A/D Control/Status Register (ADCSR)
18.3.3	A/D Control Register (ADCR)
18.4	Operation
18.4.1	Single Mode.....
18.4.2	Scan Mode
18.4.3	Input Sampling and A/D Conversion Time
18.4.4	External Trigger Input Timing.....
18.5	A/D Conversion Accuracy Definitions
18.6	Usage Notes
18.6.1	Permissible Signal Source Impedance
18.6.2	Influences on Absolute Accuracy

Section 19 Power-On Reset and Low-Voltage Detection Circuits (Optional).....

19.1	Features.....
19.2	Register Descriptions.....
19.2.1	Low-Voltage-Detection Control Register (LVDCR).....
19.2.2	Low-Voltage-Detection Status Register (LVDSR).....
19.3	Operation

Section 22	Electrical Characteristics
22.1	Absolute Maximum Ratings
22.2	Electrical Characteristics (F-ZTAT™ Version).....
22.2.1	Power Supply Voltage and Operating Ranges
22.2.2	DC Characteristics
22.2.3	AC Characteristics
22.2.4	A/D Converter Characteristics
22.2.5	Watchdog Timer Characteristics.....
22.2.6	Flash Memory Characteristics
22.2.7	Power-Supply-Voltage Detection Circuit Characteristics (Optional)
22.2.8	Power-On Reset Circuit Characteristics (Optional)
22.3	Electrical Characteristics (Masked ROM Version).....
22.3.1	Power Supply Voltage and Operating Ranges
22.3.2	DC Characteristics
22.3.3	AC Characteristics
22.3.4	A/D Converter Characteristics
22.3.5	Watchdog Timer Characteristics.....
22.3.6	Power-Supply-Voltage Detection Circuit Characteristics (Optional)
22.3.7	Power-On Reset Circuit Characteristics (Optional)
22.4	Operation Timing.....
22.5	Output Load Condition
Appendix A	Instruction Set
A.1	Instruction List.....
A.2	Operation Code Map.....
A.3	Number of Execution States
A.4	Combinations of Instructions and Addressing Modes

Figure 2.2	CPU Registers
Figure 2.3	Usage of General Registers
Figure 2.4	Relationship between Stack Pointer and Stack Area
Figure 2.5	General Register Data Formats (1)
Figure 2.5	General Register Data Formats (2)
Figure 2.6	Memory Data Formats
Figure 2.7	Instruction Formats
Figure 2.8	Branch Address Specification in Memory Indirect Mode
Figure 2.9	On-Chip Memory Access Cycle
Figure 2.10	On-Chip Peripheral Module Access Cycle (3-State Access)
Figure 2.11	CPU Operation States
Figure 2.12	State Transitions
Figure 2.13	Example of Timer Configuration with Two Registers Allocated to Same Address

Section 3 Exception Handling

Figure 3.1	Reset Sequence
Figure 3.2	Stack Status after Exception Handling
Figure 3.3	Interrupt Sequence
Figure 3.4	Port Mode Register Setting and Interrupt Request Flag Clearing Procedure

Section 4 Address Break

Figure 4.1	Block Diagram of Address Break
Figure 4.2	Address Break Interrupt Operation Example (1)
Figure 4.2	Address Break Interrupt Operation Example (2)

Section 5 Clock Pulse Generators

Figure 5.1	Block Diagram of Clock Pulse Generators
Figure 5.2	Block Diagram of System Clock Generator
Figure 5.3	Typical Connection to Crystal Resonator
Figure 5.4	Equivalent Circuit of Crystal Resonator

Section 9 I/O Ports

Figure 9.1	Port 1 Pin Configuration.....
Figure 9.2	Port 2 Pin Configuration.....
Figure 9.3	Port 5 Pin Configuration.....
Figure 9.4	Port 6 Pin Configuration.....
Figure 9.5	Port 7 Pin Configuration.....
Figure 9.6	Port 8 Pin Configuration.....
Figure 9.7	Port 9 Pin Configuration.....
Figure 9.8	Port B Pin Configuration.....

Section 10 Timer B1

Figure 10.1	Block Diagram of Timer B1.....
-------------	--------------------------------

Section 11 Timer V

Figure 11.1	Block Diagram of Timer V.....
Figure 11.2	Increment Timing with Internal Clock.....
Figure 11.3	Increment Timing with External Clock.....
Figure 11.4	OVF Set Timing.....
Figure 11.5	CMFA and CMFB Set Timing.....
Figure 11.6	TMOV Output Timing.....
Figure 11.7	Clear Timing by Compare Match.....
Figure 11.8	Clear Timing by TMRIV Input.....
Figure 11.9	Pulse Output Example.....
Figure 11.10	Example of Pulse Output Synchronized to TRGV Input.....
Figure 11.11	Contention between TCNTV Write and Clear.....
Figure 11.12	Contention between TCORA Write and Compare Match.....
Figure 11.13	Internal Clock Switching and TCNTV Operation.....

Figure 12.9	Periodic Counter Operation.....
Figure 12.10	Count Timing at Internal Clock Operation.....
Figure 12.11	Count Timing at External Clock Operation (Both Edges Detected).....
Figure 12.12	Example of Setting Procedure for Waveform Output by Compare Match.....
Figure 12.13	Example of 0 Output/1 Output Operation
Figure 12.14	Example of Toggle Output Operation
Figure 12.15	Output Compare Timing.....
Figure 12.16	Example of Input Capture Operation Setting Procedure
Figure 12.17	Example of Input Capture Operation.....
Figure 12.18	Input Capture Signal Timing
Figure 12.19	Example of Synchronous Operation Setting Procedure
Figure 12.20	Example of Synchronous Operation.....
Figure 12.21	Example of PWM Mode Setting Procedure
Figure 12.22	Example of PWM Mode Operation (1)
Figure 12.23	Example of PWM Mode Operation (2)
Figure 12.24	Example of PWM Mode Operation (3)
Figure 12.25	Example of PWM Mode Operation (4)
Figure 12.26	Example of Reset Synchronous PWM Mode Setting Procedure.....
Figure 12.27	Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 = 0).....
Figure 12.28	Example of Reset Synchronous PWM Mode Operation (OLS0 = OLS1 = 1).....
Figure 12.29	Example of Complementary PWM Mode Setting Procedure.....
Figure 12.30	Canceling Procedure of Complementary PWM Mode
Figure 12.31	Example of Complementary PWM Mode Operation (1).....
Figure 12.32 (1)	Example of Complementary PWM Mode Operation (TPSC2 = TPSC1 = TPSC0 = 0) (2).....
Figure 12.32 (2)	Example of Complementary PWM Mode Operation (Other than TPSC2 = TPSC1 = TPSC0) (3)
Figure 12.33	Timing of Overshooting
Figure 12.34	Timing of Undershooting
Figure 12.35	Compare Match Buffer Operation.....

	(Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1).....
Figure 12.44	Example of Output Disable Timing of Timer Z by Writing to TOER
Figure 12.45	Example of Output Disable Timing of Timer Z by External Trigger
Figure 12.46	Example of Output Inverse Timing of Timer Z by Writing to TFCR
Figure 12.47	Example of Output Inverse Timing of Timer Z by Writing to POCR
Figure 12.48	IMF Flag Set Timing when Compare Match Occurs
Figure 12.49	IMF Flag Set Timing at Input Capture
Figure 12.50	OVF Flag Set Timing
Figure 12.51	Status Flag Clearing Timing
Figure 12.52	Contention between TCNT Write and Clear Operations
Figure 12.53	Contention between TCNT Write and Increment Operations
Figure 12.54	Contention between GR Write and Compare Match
Figure 12.55	Contention between TCNT Write and Overflow
Figure 12.56	Contention between GR Read and Input Capture
Figure 12.57	Contention between Count Clearing and Increment Operations by Input Capture
Figure 12.58	Contention between GR Write and Input Capture
Figure 12.59	When Compare Match and Bit Manipulation Instruction to TOCR Occur a Same Timing

Section 13 Watchdog Timer

Figure 13.1	Block Diagram of Watchdog Timer
Figure 13.2	Watchdog Timer Operation Example

Section 14 Serial Communication Interface 3 (SCI3)

Figure 14.1	Block Diagram of SCI3
Figure 14.2	Data Format in Asynchronous Communication
Figure 14.3	Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)....
Figure 14.4	Sample SCI3 Initialization Flowchart

Figure 14.13	Sample Serial Reception Flowchart (Clocked Synchronous Mode).....
Figure 14.14	Sample Flowchart of Simultaneous Serial Transmit and Receive Operation (Clocked Synchronous Mode).....
Figure 14.15	Example of Inter-Processor Communication Using Multiprocessor Format (Transmission of Data H'AA to Receiving Station A)
Figure 14.16	Sample Multiprocessor Serial Transmission Flowchart.....
Figure 14.17	Sample Multiprocessor Serial Reception Flowchart (1).....
Figure 14.17	Sample Multiprocessor Serial Reception Flowchart (2).....
Figure 14.18	Example of SCI3 Reception Using Multiprocessor Format (Example with 8-Bit Data, Multiprocessor Bit, One Stop Bit).....
Figure 14.19	Receive Data Sampling Timing in Asynchronous Mode

Section 15 Controller Area Network for Tiny (TinyCAN)

Figure 15.1	TinyCAN Block Diagram.....
Figure 15.2	Standard Format and Extended Format
Figure 15.3	Message Data Configuration
Figure 15.4	Reset Clearing Flowchart
Figure 15.5	CAN Bit Configuration
Figure 15.6	Transmission Request Flowchart.....
Figure 15.7	Internal Arbitration at Transmission Caused by TXCR/TXPR Setting.....
Figure 15.8	Internal Arbitration at Reception Caused by CAN Bus Arbitration Loss (MBn in TXCR = 0 and DART = 0).....
Figure 15.9	Internal Arbitration at Reception Caused by CAN Bus Arbitration Loss (MBn in TXCR = 1)
Figure 15.10	Internal Arbitration at Reception Caused by CAN Bus Arbitration Loss (DART = 1)
Figure 15.11	Internal Arbitration at Error Detection (MBn in TXCR = 0 and DART = 0).....
Figure 15.12	Internal Arbitration at Error Detection (MBn in TXCR = 1).....
Figure 15.13	Internal Arbitration at Error Detection (DART = 1).....
Figure 15.14	Message Reception Flowchart.....

Figure 16.4	Initialization in Clocked Synchronous Communication Mode.....
Figure 16.5	Example of Operation in Data Transmission
Figure 16.6	Sample Serial Transmission Flowchart
Figure 16.7	Example of Operation in Data Reception (MSS = 1)
Figure 16.8	Sample Serial Reception Flowchart (MSS = 1).....
Figure 16.9	Sample Flowchart for Serial Transmit and Receive Operations.....
Figure 16.10	Initialization in Four-Line Bus Communication Mode
Figure 16.11	Example of Operation in Data Transmission (MSS = 1).....
Figure 16.12	Example of Operation in Data Reception (MSS = 1)
Figure 16.13	Arbitration Check Timing
Figure 16.14	Procedures when Changing Output Level of Serial Data.....

Section 17 Subsystem Timer (Subtimer)

Figure 17.1	Block Diagram of Subtimer
Figure 17.2	Timing for On-Chip Oscillator.....
Figure 17.3	SBTPS Setting Flowchart.....
Figure 17.4	Example of Subtimer Operation.....
Figure 17.5	Count Operation Flowchart.....

Section 18 A/D Converter

Figure 18.1	Block Diagram of A/D Converter
Figure 18.2	A/D Conversion Timing.....
Figure 18.3	External Trigger Input Timing
Figure 18.4	A/D Conversion Accuracy Definitions (1).....
Figure 18.5	A/D Conversion Accuracy Definitions (2).....
Figure 18.6	Analog Input Circuit Example

Section 19 Power-On Reset and Low-Voltage Detection Circuits (Optional)

Figure 19.1	Block Diagram of Power-On Reset Circuit and Low-Voltage Detection Circuits.....
Figure 19.2	Operational Timing of Power-On Reset Circuit.....
Figure 19.3	Operational Timing of LVDR Circuit.....

Figure 22.5	SCI Input/Output Timing in Clocked Synchronous Mode
Figure 22.6	TinyCAN Input/Output Timing.....
Figure 22.7	SSU Input/Output Timing in Clocked Synchronous Mode
Figure 22.8	SSU Input/Output Timing (Four-Line Bus Communication Mode, Master, CPHS = 1)
Figure 22.9	SSU Input/Output Timing (Four-Line Bus Communication Mode, Master, CPHS = 0)
Figure 22.10	SSU Input/Output Timing (Four-Line Bus Communication Mode, Slave, CPHS = 1)
Figure 22.11	SSU Input/Output Timing (Four-Line Bus Communication Mode, Slave, CPHS = 0)
Figure 22.12	Output Load Circuit.....

Appendix B I/O Port Block Diagrams

Figure B.1	Port 1 Block Diagram (P17)
Figure B.2	Port 1 Block Diagram (P14, P16)
Figure B.3	Port 1 Block Diagram (P15)
Figure B.4	Port 1 Block Diagram (P12, P11, P10)
Figure B.5	Port 2 Block Diagram (P24, P23)
Figure B.6	Port 2 Block Diagram (P22)
Figure B.7	Port 2 Block Diagram (P21)
Figure B.8	Port 2 Block Diagram (P20)
Figure B.9	Port 5 Block Diagram (P57, P56)
Figure B.10	Port 5 Block Diagram (P55)
Figure B.11	Port 5 Block Diagram (P54 to P55)
Figure B.12	Port 6 Block Diagram (P67 to P60)
Figure B.13	Port 7 Block Diagram (P76)
Figure B.14	Port 7 Block Diagram (P75)
Figure B.15	Port 7 Block Diagram (P74)
Figure B.16	Port 7 Block Diagram (P72)

Appendix D Package Dimensions

Figure D.1 FP-64K Package Dimensions

Figure D.2 FP-64A Package Dimensions

Table 2.4	Logic Operations Instructions.....
Table 2.5	Shift Instructions.....
Table 2.6	Bit Manipulation Instructions (1).....
Table 2.6	Bit Manipulation Instructions (2).....
Table 2.7	Branch Instructions.....
Table 2.8	System Control Instructions.....
Table 2.9	Block Data Transfer Instructions.....
Table 2.10	Addressing Modes.....
Table 2.11	Absolute Address Access Ranges.....
Table 2.12	Effective Address Calculation (1).....
Table 2.12	Effective Address Calculation (2).....

Section 3 Exception Handling

Table 3.1	Exception Sources and Vector Address.....
Table 3.2	Interrupt Wait States.....

Section 4 Address Break

Table 4.1	Access and Data Bus Used.....
-----------	-------------------------------

Section 5 Clock Pulse Generators

Table 5.1	Crystal Resonator Parameters.....
-----------	-----------------------------------

Section 6 Power-Down Modes

Table 6.1	Operating Frequency and Waiting Time.....
Table 6.2	Transition Mode after SLEEP Instruction Execution and Transition Mode Interrupt.....
Table 6.3	Internal State in Each Operating Mode.....

Section 7 ROM

Table 7.1	Setting Programming Modes.....
Table 7.2	Boot Mode Operation.....

Table 11.1	Pin Configuration.....
Table 11.2	Clock Signals to Input to TCNTV and Counting Conditions
Section 12 Timer Z	
Table 12.1	Timer Z Functions
Table 12.2	Pin Configuration.....
Table 12.3	Initial Output Level of FTIOB0 Pin.....
Table 12.4	Output Pins in Reset Synchronous PWM Mode.....
Table 12.5	Register Settings in Reset Synchronous PWM Mode.....
Table 12.6	Output Pins in Complementary PWM Mode
Table 12.7	Register Settings in Complementary PWM Mode.....
Table 12.8	Register Combinations in Buffer Operation
Section 14 Serial Communication Interface 3 (SCI3)	
Table 14.1	Channel Configuration.....
Table 14.2	Pin Configuration.....
Table 14.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (1).....
Table 14.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (2).....
Table 14.3	Examples of BRR Settings for Various Bit Rates (Asynchronous Mode) (3).....
Table 14.4	Maximum Bit Rate for Each Frequency (Asynchronous Mode)
Table 14.5	Examples of BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (1).....
Table 14.5	Examples of BRR Settings for Various Bit Rates (Clocked Synchronous Mode) (2).....
Table 14.6	SSR Status Flags and Receive Data Handling
Table 14.7	SCI3 Interrupt Requests.....
Section 15 Controller Area Network for Tiny (TinyCAN)	
Table 15.1	Pin Configuration.....
Table 15.2	Settable Values in BCR
Table 15.3	Settable Values for TSG1 and TSG2 in BCR1

Table 18.1	Pin Configuration.....
Table 18.2	Analog Input Channels and Corresponding ADDR Registers.....
Table 18.3	A/D Conversion Time (Single Mode).....
Section 19 Power-On Reset and Low-Voltage Detection Circuits (Optional)	
Table 19.1	LVDCR Settings and Select Functions.....
Section 22 Electrical Characteristics	
Table 22.1	Absolute Maximum Ratings
Table 22.2	DC Characteristics (1).....
Table 22.2	DC Characteristics (2).....
Table 22.3	AC Characteristics
Table 22.4	Serial Communication Interface (SCI) Timing.....
Table 22.5	Controller Area Network for Tiny (TinyCAN) Timing.....
Table 22.6	Synchronous Communication Unit (SSU) Timing
Table 22.7	A/D Converter Characteristics.....
Table 22.8	Watchdog Timer Characteristics.....
Table 22.9	Flash Memory Characteristics
Table 22.10	Power-Supply-Voltage Detection Circuit Characteristics.....
Table 22.11	Power-On Reset Circuit Characteristics.....
Table 22.12	DC Characteristics (1).....
Table 22.13	DC Characteristics (2).....
Table 22.14	AC Characteristics
Table 22.15	Serial Communication Interface (SCI) Timing.....
Table 22.16	Controller Area Network for Tiny (TinyCAN) Timing
Table 22.17	Synchronous Communication Unit (SSU) Timing
Table 22.18	A/D Converter Characteristics.....
Table 22.19	Watchdog Timer Characteristics.....
Table 22.20	Power-Supply-Voltage Detection Circuit Characteristics.....
Table 22.21	Power-On Reset Circuit Characteristics.....

- Timer B1 (8-bit timer)
- Timer V (8-bit timer)
- Timer Z (16-bit timer)
- Watchdog timer
- SCI3 (asynchronous or clocked synchronous serial communication interface)
- TinyCAN (controller area network for Tiny)
- SSU (synchronous serial communication unit)
- Subsystem timer (subtimer)
- 10-bit A/D converter

	H8/36034F	HD64F36034	HD64F36034G	32 kbytes	2
Masked ROM version	H8/36057	HD64336057	HD64336057G	56 kbytes	2
	H8/36054	HD64336054	HD64336054G	32 kbytes	2
	H8/36037	HD64336037	HD64336037G	56 kbytes	2
	H8/36036	HD64336036	HD64336036G	48 kbytes	2
	H8/36035	HD64336035	HD64336035G	40 kbytes	2
	H8/36034	HD64336034	HD64336034G	32 kbytes	2
	H8/36033	HD64336033	HD64336033G	24 kbytes	1
	H8/36032	HD64336032	HD64336032G	16 kbytes	1

- General I/O ports
 - I/O pins: 45 I/O pins, including 8 large current ports ($I_{OL} = 20 \text{ mA}$, @ $V_{OL} = 1.5 \text{ V}$)
 - Input-only pins: 8 input pins (also used for analog input)
- Supports various power-down modes

Note: F-ZTAT™ is a trademark of Renesas Technology Corp.

- Compact package

Package	Code	Body Size	Pin Pitch
LQFP-64	FP-64K	10.0 × 10.0 mm	0.5 mm
QFP-64	FP-64A	14.0 × 14.0 mm	0.8 mm




Figure 1.1 Internal Block Diagram of F-ZTAT™ and Masked ROM Version




Figure 1.2 Pin Arrangement of F-ZTAT™ and Masked ROM Versions (FP-64K, L)

	AV _{CC}	3	Input	Analog power supply pin for the A/D converter. When the A/D converter is not used, connect this pin to the system power supply.
	V _{CL}	6	Input	Internal step-down power supply pin for the A/D converter. Connect a capacitor of around 0.1 μF between this pin and the Vss pin for stabilization.
Clock pins	OSC1	11	Input	These pins connect with crystal or ceramic resonator for the system clock, or can be used to input an external clock. See section 5, Clock Pulse Generator for a typical connection.
	OSC2	10	Output	
System control	RES	7	Input	Reset pin. The pull-up resistor (typ. 10 kΩ) is incorporated. When driven low, the microcontroller resets.
	TEST	8	Input	Test pin. Connect this pin to Vss.
Interrupt pins	NMI	35	Input	Non-maskable interrupt request input pin. This pin must be pulled-up with a resistor.
	IRQ0 to IRQ3	51 to 54	Input	External interrupt request input pins. Select the rising or falling edge.
	WKP0 to WKP5	13, 14, 19 to 22	Input	External interrupt request input pins. Select the rising or falling edge.
Timer B1	TMIB1	52	Input	External event input pin.
Timer V	TMOV	30	Output	This is an output pin for waveforms generated by the output compare function.
	TMCIV	29	Input	External event input pin.
	TMRIV	28	Input	Counter reset input pin.
	TRGV	54	Input	Counter start trigger input pin.

				input/PWM output pin.
	FTIOA1	37	I/O	Output compare output/input capture input/PWM output pin (at a reset, complementary PWM mode).
	FTIOB1 to FTIOD1	38 to 40	I/O	Output compare output/input capture input/PWM output pins.
Serial communication interface (SCI)	TXD, TXD_2*	46, 50	Output	Transmit data output pins.
	RXD, RXD_2*	45, 49	Input	Receive data input pins.
	SCK3, SCK3_2*	44, 48	I/O	Clock I/O pins.
Controller area network for Tiny (TinyCAN)	HRXD	17	Input	Receive data input pin.
	HTXD	18	Output	Transmit data output pin.
Synchronous serial communication unit (SSU)	SCS	58	I/O	Chip select I/O pin.
	SSCK	57	I/O	Clock I/O pin.
	SSI	55	I/O	Transmit/receive data I/O pin.
	SSO	56	I/O	Transmit/receive data I/O pin.
A/D converter	AN7 to AN0	2, 1, 59 to 64	Input	Analog input pins.
	ADTRG	22	Input	Conversion start trigger input pin.

P67 to P60	32 to 34, 36, 37 to 40	I/O	8-bit I/O ports.
P76 to P74, P72 to P70	28 to 30, 48 to 50	I/O	6-bit I/O ports.
P87 to P85	41 to 43	I/O	3-bit I/O ports.
P97 to P90	15 to 18, 58 to 55	I/O	8-bit I/O ports.

Note: * The SCK3_2, RXD_2, and TXD_2 pins are not multiplexed in the H8/36037.

- General-register architecture
 - Sixteen 16-bit general registers also usable as sixteen 8-bit registers and eight 16 registers, or eight 32-bit registers
- Sixty-two basic instructions
 - 8/16/32-bit data transfer and arithmetic and logic instructions
 - Multiply and divide instructions
 - Powerful bit-manipulation instructions
- Eight addressing modes
 - Register direct [Rn]
 - Register indirect [@ERn]
 - Register indirect with displacement [@(d:16,ERn) or @(d:24,ERn)]
 - Register indirect with post-increment or pre-decrement [@ERn+ or @-ERn]
 - Absolute address [@aa:8, @aa:16, @aa:24]
 - Immediate [#xx:8, #xx:16, or #xx:32]
 - Program-counter relative [@(d:8,PC) or @(d:16,PC)]
 - Memory indirect [@@aa:8]
- 64-kbyte address space
- High-speed operation
 - All frequently-used instructions execute in one or two states
 - 8/16/32-bit register-register add/subtract : 2 states
 - 8×8 -bit register-register multiply : 14 states
 - $16 \div 8$ -bit register-register divide : 14 states
 - 16×16 -bit register-register multiply : 22 states
 - $32 \div 16$ -bit register-register divide : 22 states




Figure 2.1 Memory Map (1)




Figure 2.1 Memory Map (2)





Figure 2.1 Memory Map (3)

ER3	E3	R3H	R3L
ER4	E4	R4H	R4L
ER5	E5	R5H	R5L
ER6	E6	R6H	R6L
ER7	E7	(SP) R7H	R7L

Control Registers (CR)



[Legend]

SP:	Stack pointer	H:	Half-carry flag
PC:	Program counter	U:	User bit
CCR:	Condition-code register	N:	Negative flag
I:	Interrupt mask bit	Z:	Zero flag
UI:	User bit	V:	Overflow flag
		C:	Carry flag

Figure 2.2 CPU Registers

The R registers divide into 8-bit registers designated by the letters RH (R0H to R7H) and RL (R0L to R7L). These registers are functionally equivalent, providing a maximum of sixteen 8-bit registers.

The usage of each register can be selected independently.




Figure 2.3 Usage of General Registers

General register ER7 has the function of stack pointer (SP) in addition to its general-reg function, and is used implicitly in exception handling and subroutine calls. Figure 2.4 shows the relationship between the stack pointer and the stack area.

2.2.2 Program Counter (PC)

This 24-bit counter indicates the address of the next instruction the CPU will execute. The address of all CPU instructions is 2 bytes (one word), so the least significant PC bit is ignored. (When an instruction is fetched, the least significant PC bit is regarded as 0). The PC is initialized with the start address is loaded by the vector address generated during reset exception-handling sequence.

2.2.3 Condition-Code Register (CCR)

This 8-bit register contains internal CPU status information, including an interrupt mask (I), half-carry (H), negative (N), zero (Z), overflow (V), and carry (C) flags. The I bit is initialized by reset exception-handling sequence, but other bits are not initialized.

Some instructions leave flag bits unchanged. Operations can be performed on the CCR bits by LDC, STC, ANDC, ORC, and XORC instructions. The N, Z, V, and C flags are used as branch conditions for conditional branch (Bcc) instructions.

For the action of each instruction on the flag bits, see appendix A.1, Instruction List.

When the ADD.B, ADDX.B, SUB.B, SUBX.B, NEG.B instruction is executed, this flag is set to 1 if there is a carry or borrow at bit 3, and cleared to 0 otherwise. When the ADD.W, SUB.W, CMP.W, NEG.W instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 11, and cleared to 0 otherwise. When the ADD.L, SUB.L, CMP.L, NEG.L instruction is executed, the H flag is set to 1 if there is a carry or borrow at bit 27, and cleared to 0 otherwise.

4	U	Undefined	R/W	User Bit Can be written and read by software using the STC, ANDC, ORC, and XORC instructions.
3	N	Undefined	R/W	Negative Flag Stores the value of the most significant bit of the sign bit.
2	Z	Undefined	R/W	Zero Flag Set to 1 to indicate zero data, and cleared to 0 to indicate non-zero data.
1	V	Undefined	R/W	Overflow Flag Set to 1 when an arithmetic overflow occurs, and cleared to 0 at other times.
0	C	Undefined	R/W	Carry Flag Set to 1 when a carry occurs, and cleared to 0 otherwise. Used by: • Add instructions, to indicate a carry • Subtract instructions, to indicate a borrow • Shift and rotate instructions, to indicate a carry The carry flag is also used as a bit accumulator for manipulation instructions.

Data Type	General Register	Data Format
1-bit data	RnH	7 0 7 6 5 4 3 2 1 0 Don't care
1-bit data	RnL	7 0 Don't care 7 6 5 4 3 2 1 0
4-bit BCD data	RnH	7 4 3 0 Upper Lower Don't care
4-bit BCD data	RnL	7 4 3 0 Don't care Upper Lower
Byte data	RnH	7 0 MSB LSB Don't care
Byte data	RnL	7 0 Don't care MSB LSB

Figure 2.5 General Register Data Formats (1)

MSB

[Legend]

ERn: General register ER

En: General register E

Rn: General register R

RnH: General register RH

RnL: General register RL

MSB: Most significant bit

LSB: Least significant bit

Figure 2.5 General Register Data Formats (2)




Figure 2.6 Memory Data Formats

Rs	General register (source)*
Rn	General register*
ERn	General register (32-bit register or address register)
(EAd)	Destination operand
(EAs)	Source operand
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
PC	Program counter
SP	Stack pointer
#IMM	Immediate data
disp	Displacement
+	Addition
–	Subtraction
×	Multiplication
÷	Division
^	Logical AND
∨	Logical OR
⊕	Logical XOR
→	Move
¬	NOT (logical complement)
:3/:8/:16/:24	3-, 8-, 16-, or 24-bit length

MOVTP#	B	Rs → (EAs) Cannot be used in this LSI.
POP	W/L	@SP+ → Rn Pops a general register from the stack. POP.W Rn is identical to MOV.W @SP+, Rn. POP.L ERn is identical to MOV.L @SP+, ERn.
PUSH	W/L	Rn → @-SP Pushes a general register onto the stack. PUSH.W Rn is identical to MOV.W Rn, @-SP. PUSH.L ERn is identical to MOV.L ERn, @-SP.

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

DEC		Increments or decrements a general register by 1 or 2. (Byte can be incremented or decremented by 1 only.)
ADDS SUBS	L	$Rd \pm 1 \rightarrow Rd$, $Rd \pm 2 \rightarrow Rd$, $Rd \pm 4 \rightarrow Rd$ Adds or subtracts the value 1, 2, or 4 to or from data in a 32-bit register.
DAA DAS	B	Rd (decimal adjust) $\rightarrow Rd$ Decimal-adjusts an addition or subtraction result in a general register referring to the CCR to produce 4-bit BCD data.
MULXU	B/W	$Rd \times Rs \rightarrow Rd$ Performs unsigned multiplication on data in two general registers: 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
MULXS	B/W	$Rd \times Rs \rightarrow Rd$ Performs signed multiplication on data in two general registers: 8 bits $\times$ 8 bits $\rightarrow$ 16 bits or 16 bits $\times$ 16 bits $\rightarrow$ 32 bits.
DIVXU	B/W	$Rd \div Rs \rightarrow Rd$ Performs unsigned division on data in two general registers: 8 bits $\div$ 8 bits $\rightarrow$ 8-bit quotient and 8-bit remainder or 32 bits $\div$ 16 bits $\rightarrow$ 16-bit quotient and 16-bit remainder.

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

		Takes the two's complement (arithmetic complement) of data in general register.
EXTU	W/L	Rd (zero extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by padding with zeros left.
EXTS	W/L	Rd (sign extension) → Rd Extends the lower 8 bits of a 16-bit register to word size, or the bits of a 32-bit register to longword size, by extending the sign bit.

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

NOT	B/W/L	$\neg (Rd) \rightarrow (Rd)$ Takes the one's complement (logical complement) of general contents.
-----	-------	--

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

Table 2.5 Shift Instructions

Instruction	Size*	Function
SHAL SHAR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs an arithmetic shift on general register contents.
SHLL SHLR	B/W/L	Rd (shift) $\rightarrow$ Rd Performs a logical shift on general register contents.
ROTL ROTR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents.
ROTXL ROTXR	B/W/L	Rd (rotate) $\rightarrow$ Rd Rotates general register contents through the carry flag.

[Legend]

B: Byte

W: Word

L: Longword

Note: * Refers to the operand size.

		Inverts a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BTST	B	$\neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow Z$ Tests a specified bit in a general register or memory operand and sets or clears the Z flag accordingly. The bit number is specified by 3-bit immediate data or the lower three bits of a general register.
BAND	B	$C \wedge (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ANDs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIAND	B	$C \wedge \neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ANDs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.
BOR	B	$C \vee (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ORs the carry flag with a specified bit in a general register or memory operand and stores the result in the carry flag.
BIOR	B	$C \vee \neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ ORs the carry flag with the inverse of a specified bit in a general register or memory operand and stores the result in the carry flag. The bit number is specified by 3-bit immediate data.

[Legend]

B: Byte

Note: * Refers to the operand size.

		carry flag.
BILD	B	$\neg (<\text{bit-No.}> \text{ of } <\text{EAd}>) \rightarrow C$ Transfers the inverse of a specified bit in a general register or memory operand to the carry flag. The bit number is specified by 3-bit immediate data.
BST	B	$C \rightarrow (<\text{bit-No.}> \text{ of } <\text{EAd}>)$ Transfers the carry flag value to a specified bit in a general register or memory operand.
BIST	B	$\neg C \rightarrow (<\text{bit-No.}> \text{ of } <\text{EAd}>)$ Transfers the inverse of the carry flag value to a specified bit in a general register or memory operand. The bit number is specified by 3-bit immediate data.

[Legend]

B: Byte

Note: * Refers to the operand size.

BCC(BHS)	Carry clear (high or same)	$C = 0$
BCS(BLO)	Carry set (low)	$C = 1$
BNE	Not equal	$Z = 0$
BEQ	Equal	$Z = 1$
BVC	Overflow clear	$V = 0$
BVS	Overflow set	$V = 1$
BPL	Plus	$N = 0$
BMI	Minus	$N = 1$
BGE	Greater or equal	$N \oplus V = 0$
BLT	Less than	$N \oplus V = 1$
BGT	Greater than	$Z \vee (N \oplus V) = 0$
BLE	Less or equal	$Z \vee (N \oplus V) = 1$

JMP	—	Branches unconditionally to a specified address.
BSR	—	Branches to a subroutine at a specified address.
JSR	—	Branches to a subroutine at a specified address.
RTS	—	Returns from a subroutine

Note: * Bcc is the general name for conditional branch instructions.

code register size is one byte, but in transfer to memory, data by word access.

ANDC	B	$CCR \wedge \#IMM \rightarrow CCR$ Logically ANDs the CCR with immediate data.
ORC	B	$CCR \vee \#IMM \rightarrow CCR$ Logically ORs the CCR with immediate data.
XORC	B	$CCR \oplus \#IMM \rightarrow CCR$ Logically XORs the CCR with immediate data.
NOP	—	$PC + 2 \rightarrow PC$ Only increments the program counter.

[Legend]

B: Byte

W: Word

Note: * Refers to the operand size.

else next;

Transfers a data block. Starting from the address set in ER5, transfers data for the number of bytes set in R4L or R4 to the address located in ER6.

Execution of the next instruction begins as soon as the transfer is completed.

Some instructions have two operation fields.

- Register Field

Specifies a general register. Address registers are specified by 3 bits, and data registers by 4 bits. Some instructions have two register fields. Some have no register field.

- Effective Address Extension

8, 16, or 32 bits specifying immediate data, an absolute address, or a displacement. An address or displacement is treated as a 32-bit data in which the first 8 bits are 0 (H'00).

- Condition Field

Specifies the branching condition of Bcc instructions.




Figure 2.7 Instruction Formats

Arithmetic and logic instructions can use the register direct and immediate modes. Data transfer instructions can use all addressing modes except program-counter relative and memory indirect. Bit-manipulation instructions use register direct, register indirect, or the absolute addressing mode (@aa:8) to specify an operand, and register direct (BSET, BCLR, BNOT, and BTST instructions) or immediate (3-bit) addressing mode to specify a bit number in the operand.

Table 2.10 Addressing Modes

No.	Addressing Mode	Symbol
1	Register direct	Rn
2	Register indirect	@ERn
3	Register indirect with displacement	@(d:16,ERn)/@(d:24,ERn)
4	Register indirect with post-increment Register indirect with pre-decrement	@ERn+ @-ERn
5	Absolute address	@aa:8/@aa:16/@aa:24
6	Immediate	#xx:8/#xx:16/#xx:32
7	Program-counter relative	@(d:8,PC)/@(d:16,PC)
8	Memory indirect	@@aa:8

(1) Register Direct—Rn

The register field of the instruction specifies an 8-, 16-, or 32-bit general register containing the operand. R0H to R7H and R0L to R7L can be specified as 8-bit registers. R0 to R7 and ER0 to ER7 can be specified as 16-bit registers. ER0 to ER7 can be specified as 32-bit registers.

- Register indirect with post-increment—@ERn+

The register field of the instruction code specifies an address register (ERn) the lower 8 bits of which contains the address of a memory operand. After the operand is accessed, 1, 2, or 4 is added to the address register contents (32 bits) and the sum is stored in the address register. The value added is 1 for byte access, 2 for word access, or 4 for longword access. For the byte or longword access, the register value should be even.

- Register indirect with pre-decrement—@-ERn

The value 1, 2, or 4 is subtracted from an address register (ERn) specified by the register field in the instruction code, and the lower 24 bits of the result is the address of a memory operand. The result is also stored in the address register. The value subtracted is 1 for byte access, 2 for word access, or 4 for longword access. For the word or longword access, the register value should be even.

(5) Absolute Address—@aa:8, @aa:16, @aa:24

The instruction code contains the absolute address of a memory operand. The absolute address may be 8 bits long (@aa:8), 16 bits long (@aa:16), 24 bits long (@aa:24)

For an 8-bit absolute address, the upper 16 bits are all assumed to be 1 (H'FFFF). For a 16-bit absolute address the upper 8 bits are a sign extension. A 24-bit absolute address can access the entire address space.

The access ranges of absolute addresses for this LSI are those shown in table 2.11, because the upper 8 bits are ignored.

operand.

The ADDS, SUBS, INC, and DEC instructions contain immediate data implicitly. Some manipulation instructions contain 3-bit immediate data in the instruction code, specifying a number. The TRAPA instruction contains 2-bit immediate data in its instruction code, specifying a vector address.


(7) Program-Counter Relative—@(d:8, PC) or @(d:16, PC)


This mode is used in the BSR instruction. An 8-bit or 16-bit displacement contained in the instruction is sign-extended and added to the 24-bit PC contents to generate a branch address. The PC value to which the displacement is added is the address of the first byte of the next instruction, so the possible branching range is –126 to +128 bytes (–63 to +64 words) or –32766 to +32766 bytes (–16383 to +16384 words) from the branch instruction. The resulting value should be an even number.

(8) Memory Indirect—@@aa:8

This mode can be used by the JMP and JSR instructions. The instruction code contains an absolute address specifying a memory operand. This memory operand contains a branch address. The memory operand is accessed by longword access. The first byte of the memory operand is ignored, generating a 24-bit branch address. Figure 2.8 shows how to specify branch address in memory indirect mode. The upper bits of the absolute address are all assumed to be 0, so the address range is 0 to 255 (H'0000 to H'00FF).

Note that the first part of the address range is also the exception vector area.





[Legend]

r, rm, rn : Register field
op : Operation field
disp : Displacement
IMM : Immediate data
abs : Absolute address




Figure 2.9 On-Chip Memory Access Cycle




Figure 2.10 On-Chip Peripheral Module Access Cycle (3-State Access)




Figure 2.11 CPU Operation States

EEPMOV is a block-transfer instruction and transfers the byte size of data indicated by R4L, which starts from the address indicated by R5, to the address indicated by R6. Set R4L so that the end address of the destination address (value of R6 + R4L) does not exceed H'FFFF (value of R6 must not change from H'FFFF to H'0000 during execution).

2.8.3 Bit-Manipulation Instruction

The BSET, BCLR, BNOT, BST, and BIST instructions read data from the specified address in byte units, manipulate the data of the target bit, and write data to the same address again in byte units. Special care is required when using these instructions in cases where two registers are assigned to the same address, or when a bit is directly manipulated for a port or a register containing a write-only bit, because this may rewrite data of a bit other than the bit to be manipulated.

(1) Bit manipulation for two registers assigned to the same address

Example 1: Bit manipulation for the timer load register and timer counter

(Applicable for timer B1 in the H8/36057 Group and H8/36037 Group.)

Figure 2.13 shows an example of a timer in which two timer registers are assigned to the same address. When a bit-manipulation instruction accesses the timer load register and timer counter of a reloadable timer, since these two registers share the same address, the following operation takes place.

1. Data is read in byte units.
2. The CPU sets or resets the bit to be manipulated with the bit-manipulation instruction.
3. The written data is written again in byte units to the timer load register.

Figure 2.13 Example of Timer Configuration with Two Registers Allocated to Address

Example 2: The BSET instruction is executed for port 5.

P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins and output low-level signals. An example to output a high-level signal at P50 with a BSET instruction is shown below.

- Prior to executing BSET instruction

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

- BSET instruction executed instruction

BSET	#0,	@PDR5
------	-----	-------

The BSET instruction is executed for port 5.

1. When the BSET instruction is executed, first the CPU reads port 5.

Since P57 and P56 are input pins, the CPU reads the pin states (low-level and high-level input).

P55 to P50 are output pins, so the CPU reads the value in PDR5. In this example PDR5 has a value of H'80, but the value read by the CPU is H'40.

2. Next, the CPU sets bit 0 of the read data to 1, changing the PDR5 data to H'41.
3. Finally, the CPU writes H'41 to PDR5, completing execution of BSET instruction.

As a result of the BSET instruction, bit 0 in PDR5 becomes 1, and P50 outputs a high-level signal. However, bits 7 and 6 of PDR5 end up with different values. To prevent this problem, store the PDR5 data in a work area in memory. Perform the bit manipulation on the data in the work area, then write this data to PDR5.

- Prior to executing BSET instruction

```
MOV.B    #80,    R0L
MOV.B    R0L,    @RAM0
MOV.B    R0L,    @PDR5
```

The PDR5 value (H'80) is written to a work area in memory (RAM0) as well as to PDR5.

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	1	0	0	0	0	0	0

(2) Bit Manipulation in a Register Containing a Write-Only Bit

Example 3: BCLR instruction executed designating port 5 control register PCR5. P57 and P56 are input pins, with a low-level signal input at P57 and a high-level signal input at P56. P55 to P50 are output pins that output low-level signals. An example of setting the state of an input pin by the BCLR instruction is shown below. It is assumed that a high-level signal is input to this input pin.

- Prior to executing BCLR instruction

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0

- Description on operation
1. When the BCLR instruction is executed, first the CPU reads PCR5. Since PCR5 is a volatile register, the CPU reads a value of H'FF, even though the PCR5 value is actually H'3F.
 2. Next, the CPU clears bit 0 in the read data to 0, changing the data to H'FE.
 3. Finally, H'FE is written to PCR5 and BCLR instruction execution ends.

As a result of this operation, bit 0 in PCR5 becomes 0, making P50 an input port. However, bits 5 and 6 in PCR5 change to 1, so that P57 and P56 change from input pins to output pins. To solve this problem, store a copy of the PDR5 data in a work area in memory and manipulate data in the work area, then write this data to PDR5.

- Prior to executing BCLR instruction

```
MOV.B   #3F,   R0L
MOV.B   R0L,   @RAM0
MOV.B   R0L,   @PCR5
```

The PCR5 value (H'3F) is written to a work area in memory (RAM0) as well as to PCR5.

	P57	P56	P55	P54	P53	P52	P51
Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

Input/output	Input	Input	Output	Output	Output	Output	Output
Pin state	Low level	High level	Low level	Low level	Low level	Low level	Low level
PCR5	0	0	1	1	1	1	1
PDR5	1	0	0	0	0	0	0
RAM0	0	0	1	1	1	1	1

Exception handling starts when a trap instruction (TRAPA) is executed. The TRAPA instruction generates a vector address corresponding to a vector number from 0 to 3, specified in the instruction code. Exception handling can be executed at all times in the program execution state, regardless of the setting of the I bit in CCR.

- Interrupts

External interrupts other than NMI and internal interrupts other than address break are enabled by the I bit in CCR, and kept masked while the I bit is set to 1. Exception handling starts when the current instruction or exception handling ends, if an interrupt request has been issued.

—	Reserved for system use		1 to 6	H'0002 to H'000D
External interrupt pin	NMI		7	H'000E to H'000F
CPU	Trap instruction	(#0)	8	H'0010 to H'0011
		(#1)	9	H'0012 to H'0013
		(#2)	10	H'0014 to H'0015
		(#3)	11	H'0016 to H'0017
Address break	Break conditions satisfied		12	H'0018 to H'0019
CPU	Direct transition by executing the SLEEP instruction		13	H'001A to H'001B
External interrupt pin	IRQ0		14	H'001C to H'001D
	Low-voltage detection interrupt* ¹			
	IRQ1		15	H'001E to H'001F
	IRQ2		16	H'0020 to H'0021
	IRQ3		17	H'0022 to H'0023
	WKP		18	H'0024 to H'0025
—	Reserved for system use		19	H'0026 to H'0027
			20	H'0028 to H'0029
Timer V	Timer V compare match A Timer V compare match B Timer V overflow		22	H'002C to H'002D
SCI3	SCI3 receive data full SCI3 transmit data empty SCI3 transmit end SCI3 receive error		23	H'002E to H'002F
—	Reserved for system use		24	H'0030 to H'0031
A/D converter	A/D conversion end		25	H'0032 to H'0033

	Transmit data empty Transmit end Receive error		
TinyCAN	Error Reset/HALT mode processing Message reception Message transmission Wakeup	34	H'0044 to H'0045
SSU	Overrun error Transmit data empty Transmit end Receive data full Conflict error	35	H'0046 to H'0047
Subtimer	Underflow	36	H'0048 to H'0049

- Notes:
1. A low-voltage detection interrupt is enabled only in the product with an on-chip low-voltage detection circuit on reset and low-voltage detection circuit.
 2. The H8/36037 Group does not have the SCI3_2.

- Wakeup interrupt flag register (IWPR)

3.2.1 Interrupt Edge Select Register 1 (IEGR1)

IEGR1 selects the direction of an edge that generates interrupt requests of pins $\overline{\text{NMI}}$ and $\overline{\text{IRQ0}}$.

Bit	Bit Name	Initial Value	R/W	Description
7	NMIEG	0	R/W	NMI Edge Select 0: Falling edge of $\overline{\text{NMI}}$ pin input is detected 1: Rising edge of $\overline{\text{NMI}}$ pin input is detected
6 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	IEG3	0	R/W	IRQ3 Edge Select 0: Falling edge of $\overline{\text{IRQ3}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ3}}$ pin input is detected
2	IEG2	0	R/W	IRQ2 Edge Select 0: Falling edge of $\overline{\text{IRQ2}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ2}}$ pin input is detected
1	IEG1	0	R/W	IRQ1 Edge Select 0: Falling edge of $\overline{\text{IRQ1}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ1}}$ pin input is detected
0	IEG0	0	R/W	IRQ0 Edge Select 0: Falling edge of $\overline{\text{IRQ0}}$ pin input is detected 1: Rising edge of $\overline{\text{IRQ0}}$ pin input is detected

				1: Rising edge of $\overline{\text{WKP5(ADTRG)}}$ pin input is detected
4	WPEG4	0	R/W	WKP4 Edge Select 0: Falling edge of $\overline{\text{WKP4}}$ pin input is detected 1: Rising edge of $\overline{\text{WKP4}}$ pin input is detected
3	WPEG3	0	R/W	WKP3 Edge Select 0: Falling edge of $\overline{\text{WKP3}}$ pin input is detected 1: Rising edge of $\overline{\text{WKP3}}$ pin input is detected
2	WPEG2	0	R/W	WKP2 Edge Select 0: Falling edge of $\overline{\text{WKP2}}$ pin input is detected 1: Rising edge of $\overline{\text{WKP2}}$ pin input is detected
1	WPEG1	0	R/W	WKP1 Edge Select 0: Falling edge of $\overline{\text{WKP1}}$ pin input is detected 1: Rising edge of $\overline{\text{WKP1}}$ pin input is detected
0	WPEG0	0	R/W	WKP0 Edge Select 0: Falling edge of $\overline{\text{WKP0}}$ pin input is detected 1: Rising edge of $\overline{\text{WKP0}}$ pin input is detected

5	IENWP	0	R/W	Wakeup Interrupt Enable This bit is an enable bit, which is common to the $\overline{\text{WKP5}}$ to $\overline{\text{WKP0}}$. When the bit is set to 1, interrupt requests are enabled.
4	—	1	—	Reserved This bit is always read as 1.
3	IEN3	0	R/W	IRQ3 Interrupt Enable When this bit is set to 1, interrupt requests of the pin are enabled.
2	IEN2	0	R/W	IRQ2 Interrupt Enable When this bit is set to 1, interrupt requests of the pin are enabled.
1	IEN1	0	R/W	IRQ1 Interrupt Enable When this bit is set to 1, interrupt requests of the pin are enabled.
0	IEN0	0	R/W	IRQ0 Interrupt Enable When this bit is set to 1, interrupt requests of the pin are enabled.

When disabling interrupts by clearing bits in an interrupt enable register, or when clearing an interrupt flag register, always do so while interrupts are masked ($I = 1$). If the above clear operations are performed while $I = 0$, and as a result a conflict arises between the clear instruction and an interrupt request, exception handling for the interrupt will be executed after the clear instruction has been executed.

4 to 0	—	All 1	—	Reserved
These bits are always read as 1.				

When disabling interrupts by clearing bits in an interrupt enable register, or when clearing an interrupt flag register, always do so while interrupts are masked ($I = 1$). If the above operations are performed while $I = 0$, and as a result a conflict arises between the clear operation and an interrupt request, exception handling for the interrupt will be executed after the current instruction has been executed.

3.2.5 Interrupt Flag Register 1 (IRR1)

IRR1 is a status flag register for direct transition interrupts and IRQ3 to IRQ0 interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7	IRRDT	0	R/W	Direct Transfer Interrupt Request Flag [Setting condition] When a direct transfer is made by executing a <code>DT</code> instruction while <code>DTON</code> in <code>SYSCR2</code> is set to 1. [Clearing condition] When IRRDT is cleared by writing 0
6	—	0	—	Reserved This bit is always read as 0.
5, 4	—	All 1	—	Reserved These bits are always read as 1.

When $\overline{\text{IRQ2}}$ pin is designated for interrupt input and designated signal edge is detected.

[Clearing condition]

When IRR12 is cleared by writing 0

1	IRRI1	0	R/W	IRQ1 Interrupt Request Flag [Setting condition] When $\overline{\text{IRQ1}}$ pin is designated for interrupt input and designated signal edge is detected. [Clearing condition] When IRR11 is cleared by writing 0
0	IRRI0	0	R/W	IRQ0 Interrupt Request Flag [Setting condition] When $\overline{\text{IRQ0}}$ pin is designated for interrupt input and designated signal edge is detected. [Clearing condition] When IRR10 is cleared by writing 0

[Clearing condition] When IRRTB1 is cleared by writing 0				
4 to 0	—	All 1	—	Reserved These bits are always read as 1.

3.2.7 Wakeup Interrupt Flag Register (IWPR)

IWPR is a status flag register for $\overline{\text{WKP5}}$ to $\overline{\text{WKP0}}$ interrupt requests.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 1	—	Reserved These bits are always read as 1.
5	IWPF5	0	R/W	WKP5 Interrupt Request Flag [Setting condition] When $\overline{\text{WKP5}}$ pin is designated for interrupt input, designated signal edge is detected. [Clearing condition] When IWPF5 is cleared by writing 0.
4	IWPF4	0	R/W	WKP4 Interrupt Request Flag [Setting condition] When $\overline{\text{WKP4}}$ pin is designated for interrupt input, designated signal edge is detected. [Clearing condition] When IWPF4 is cleared by writing 0.

When $\overline{\text{WKP2}}$ pin is designated for interrupt input, designated signal edge is detected.

[Clearing condition]

When IWPF2 is cleared by writing 0.

1	IWPF1	0	R/W	WKP1 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP1}}$ pin is designated for interrupt input, designated signal edge is detected.
				[Clearing condition]
				When IWPF1 is cleared by writing 0.

0	IWPF0	0	R/W	WKP0 Interrupt Request Flag
				[Setting condition]
				When $\overline{\text{WKP0}}$ pin is designated for interrupt input, designated signal edge is detected.
				[Clearing condition]
				When IWPF0 is cleared by writing 0.

The reset exception handling sequence is as follows:

1. Set the I bit in the condition code register (CCR) to 1.
2. The CPU generates a reset exception handling vector address (from H'0000 to H'000F). The data in that address is sent to the program counter (PC) as the start address, and program execution starts from that address.

PMR1s are highest priority interrupts, and can always be accepted without depending on the value in CCR.

IRQ3 to IRQ0 Interrupts: IRQ3 to IRQ0 interrupts are requested by input signals to pins $\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$. These four interrupts are given different vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of bits IER3 to IER0 in IEGR1.

When pins $\overline{\text{IRQ3}}$ to $\overline{\text{IRQ0}}$ are designated for interrupt input in PMR1 and the designated signal edge is input, the corresponding bit in IRR1 is set to 1, requesting the CPU of an interrupt. Interrupts can be masked by setting bits IEN3 to IEN0 in IENR1.

WKP5 to WKP0 Interrupts: WKP5 to WKP0 interrupts are requested by input signals to pins $\overline{\text{WKP5}}$ to $\overline{\text{WKP0}}$. These six interrupts have the same vector addresses, and are detected individually by either rising edge sensing or falling edge sensing, depending on the settings of bits WPEG5 to WPEG0 in IEGR2.

When pins $\overline{\text{WKP5}}$ to $\overline{\text{WKP0}}$ are designated for interrupt input in PMR5 and the designated signal edge is input, the corresponding bit in IWPR is set to 1, requesting the CPU of an interrupt. Interrupts can be masked by setting bit IENWP in IENR1.




Figure 3.1 Reset Sequence

3.4.2 Internal Interrupts

Each on-chip peripheral module has a flag to show the interrupt request status and the enable or disable the interrupt. For direct transfer interrupt request generated by executing SLEEP instruction, this function is included in IRR1, IRR2, IENR1, and IENR2.

When an on-chip peripheral module requests an interrupt, the corresponding interrupt request status flag is set to 1, requesting the CPU of an interrupt. These interrupts can be masked by writing 0 to clear the corresponding enable bit.

3. The CPU accepts the NMI and address break without depending on the I bit value. On the other hand, if interrupt requests are accepted, if the I bit is cleared to 0 in CCR; if the I bit is set to 1, the interrupt request is held pending.
4. If the CPU accepts the interrupt after processing of the current instruction is complete, interrupt exception handling will begin. First, both PC and CCR are pushed onto the stack. The state of the stack at this time is shown in figure 3.2. The PC value pushed onto the stack is the address of the first instruction to be executed upon return from interrupt handling.
5. Then, the I bit of CCR is set to 1, masking further interrupts excluding the NMI and address break. Upon return from interrupt handling, the values of I bit and other bits in CCR will be restored and returned to the values prior to the start of interrupt exception handling.
6. Next, the CPU generates the vector address corresponding to the accepted interrupt, and transfers the address to PC as a start address of the interrupt handling-routine. Then the CPU starts executing from the address indicated in PC.

Figure 3.3 shows a typical interrupt sequence where the program area is in the on-chip ROM and the stack area is in the on-chip RAM.

[Legend]

PCH: Upper 8 bits of program counter (PC)

PCL: Lower 8 bits of program counter (PC)

CCR: Condition code register

SP: Stack pointer

- Notes: 1. PC shows the address of the first instruction to be executed upon return from the interrupt handling routine.
2. Register contents must always be saved and restored by word length, starting from an even-numbered address.
3. Ignored when returning from the interrupt handling routine.

Figure 3.2 Stack Status after Exception Handling

3.4.4 Interrupt Response Time

Table 3.2 shows the number of wait states after an interrupt request flag is set until the first instruction of the interrupt handling-routine is executed.

Table 3.2 Interrupt Wait States

Item	States	Total
Waiting time for completion of executing instruction*	1 to 23	15 to 37
Saving of PC and CCR to stack	4	
Vector fetch	2	
Instruction fetch	4	
Internal processing	4	

Note: * Not including EEPMOV instruction.




Figure 3.3 Interrupt Sequence

When word data is accessed, the least significant bit of the address is regarded as 0. Access to the stack always takes place in word size, so the stack pointer (SP: R7) should never indicate an odd address. Use PUSH Rn (MOV.W Rn, @-SP) or POP Rn (MOV.W @SP+, Rn) to save and restore register values.

3.5.3 Notes on Rewriting Port Mode Registers

When a port mode register is rewritten to switch the functions of external interrupt pins, $\overline{\text{IRQ0}}$, and WKP5 to WKP0, the interrupt request flag may be set to 1.

When switching a pin function, mask the interrupt before setting the bit in the port mode register. After accessing the port mode register, execute at least one instruction (e.g., NOP), then clear the interrupt request flag from 1 to 0.

Figure 3.4 shows a port mode register setting and interrupt request flag clearing procedure.





Figure 3.4 Port Mode Register Setting and Interrupt Request Flag Clearing Procedure



[Legend]
 BARH, BARL: Break address register
 BDRH, BDRL: Break data register
 ABRKCR: Address break control register
 ABRKSR: Address break status register

Figure 4.1 Block Diagram of Address Break

ABRKCR sets address break conditions.

Bit	Bit Name	Initial Value	R/W	Description
7	RTINTE	1	R/W	RTE Interrupt Enable When this bit is 0, the interrupt immediately after executing RTE is masked and then one instruction be executed. When this bit is 1, the interrupt is not masked.
6	CSEL1	0	R/W	Condition Select 1 and 0
5	CSEL0	0	R/W	These bits set address break conditions. 00: Instruction execution cycle 01: CPU data read cycle 10: CPU data write cycle 11: CPU data read/write cycle
4	ACMP2	0	R/W	Address Compare Condition Select 2 to 0
3	ACMP1	0	R/W	These bits set the comparison condition between address set in BAR and the internal address bus
2	ACMP0	0	R/W	000: Compares 16-bit addresses 001: Compares upper 12-bit addresses 010: Compares upper 8-bit addresses 011: Compares upper 4-bit addresses 1XX: Reserved (setting prohibited)

[Legend]
X: Don't care.

When an address break is set in the data read cycle or data write cycle, the data bus used depend on the combination of the byte/word access and address. Table 4.1 shows the access data bus used. When an I/O register space with an 8-bit data bus width is accessed in word access, a 16-bit data bus access is generated twice. For details on data widths of each register, see section 21.1.1 Register Addresses (Address Order).

Table 4.1 Access and Data Bus Used

	Word Access		Byte Access	
	Even Address	Odd Address	Even Address	Odd Address
ROM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits
RAM space	Upper 8 bits	Lower 8 bits	Upper 8 bits	Upper 8 bits
I/O register with 8-bit data bus width	Upper 8 bits	Upper 8 bits	Upper 8 bits	Upper 8 bits
I/O register with 16-bit data bus width	Upper 8 bits	Lower 8 bits	—	—

When 0 is written after ABIF=1 is read				
6	ABIE	0	R/W	Address Break Interrupt Enable When this bit is 1, an address break interrupt re-enabled.
5 to 0	—	All 1	—	Reserved These bits are always read as 1.

4.1.3 Break Address Registers (BARH, BARL)

BARH and BARL are 16-bit readable/writable registers that set the address for generating an address break interrupt. When setting the address break condition to the instruction execution cycle, set the first byte address of the instruction. The initial value of this register is H'FF.

4.1.4 Break Data Registers (BDRH, BDRL)

BDRH and BDRL are 16-bit readable/writable registers that set the data for generating an address break interrupt. BDRH is compared with the upper 8-bit data bus. BDRL is compared with the lower 8-bit data bus. When memory or registers are accessed by byte, the upper 8-bit data bus is used for even and odd addresses in the data transmission. Therefore, comparison data must be set in BDRH for byte access. For word access, the data bus used depends on the address. See 4.1.1, Address Break Control Register (ABRKCR), for details. The initial value of this register is undefined.

Register setting

- ABRKCR = H'80
- BAR = H'025A

Program

```

0258  NOP
* 025A  NOP
025C  MOV W @H'025A,B0
0260  NOP
0262  NOP
:      :

```

Underline indicates the address to be stacked.




Figure 4.2 Address Break Interrupt Operation Example (1)




Figure 4.2 Address Break Interrupt Operation Example (2)






Figure 5.1 Block Diagram of Clock Pulse Generators

The basic clock signals that drive the CPU and on-chip peripheral modules are system clock (ϕ) and subclocks (ϕ_{SUB}). The system clock is divided by the prescaler S to become a clock signal $\phi/8192$ to $\phi/2$, which is provided to the on-chip peripheral modules. The output (ϕ_W) of the ring oscillator prescaler setting register (ROPCR) for the on-chip clock pulse generator can be used as one of the input clocks for the watchdog timer.

Figure 5.2 Block Diagram of System Clock Generator

5.1.1 Connecting Crystal Resonator

Figure 5.3 shows a typical method of connecting a crystal resonator. An AT-cut parallel-resonant crystal resonator should be used. Figure 5.4 shows the equivalent circuit of a crystal resonator having the characteristics given in table 5.1 should be used.

**Figure 5.3 Typical Connection to Crystal Resonator****Figure 5.4 Equivalent Circuit of Crystal Resonator**




Figure 5.5 Typical Connection to Ceramic Resonator

5.1.3 External Clock Input Method

Connect an external clock signal to pin OSC₁, and leave pin OSC₂ open. Figure 5.6 shows connection. The duty cycle of the external clock signal must be 45 to 55%.




Figure 5.6 Example of External Clock Input

the clock input to prescaler S is determined by the division ratio designated by the MA2 to MA5 bits in SYSCR2.

5.3 Usage Notes

5.3.1 Note on Resonators

Resonator characteristics are closely related to board design and should be carefully evaluated by the user, referring to the examples shown in this section. Resonator circuit constants will vary depending on the resonator element, stray capacitance in its interconnecting circuit, and other factors. Suitable constants should be determined in consultation with the resonator element manufacturer. Design the circuit so that the resonator element never receives voltages exceeding its maximum rating.

5.3.2 Notes on Board Design

When using a crystal resonator (ceramic resonator), place the resonator and its load capacitors close as possible to the OSC₁ and OSC₂ pins. Other signal lines should be routed away from the resonator circuit to prevent induction from interfering with correct oscillation (see figure 5.7).




Figure 5.7 Example of Incorrect Board Design

The CPU and all on-chip peripheral modules are operable on the subclock. The subclock frequency can be selected from $\phi w/2$, $\phi w/4$, and $\phi w/8$.

- Sleep mode

The CPU halts. On-chip peripheral modules are operable on the system clock.

- Subsleep mode

The CPU halts. On-chip peripheral modules are operable on the subclock.

- Standby mode

The CPU and all on-chip peripheral modules halt.

- Module standby mode

Independent of the above modes, power consumption can be reduced by halting on-chip peripheral modules that are not used in module units.

SYSCR1 controls the power-down modes, as well as SYSCR2.

Bit	Bit Name	Initial Value	R/W	Description
7	SSBY	0	R/W	Software Standby This bit selects the mode to transit after the execution of the SLEEP instruction. 0: Enters sleep mode or subsleep mode. 1: Enters standby mode. For details, see table 6.2.
6	STS2	0	R/W	Standby Timer Select 2 to 0
5	STS1	0	R/W	These bits designate the time the CPU and peripheral modules wait for stable clock operation after exiting standby mode, subactive mode, or subsleep mode to active mode or sleep mode due to an interrupt. The designation should be made according to the clock frequency so that the waiting time is at least 6.5 μs. The relationship between the specified value and the number of wait states is shown in table 6.1. When an external clock is to be used, the minimum value (STS2 = STS0 = 1) is recommended.
4	STS0	0	R/W	
3 to 0	—	All 0	—	Reserved These bits are always read as 0.

1	0	128 states	0.00	0.00	0.01	0.02	0.03	0.06	0.13
	1	16 states	0.00	0.00	0.00	0.00	0.00	0.01	0.02

Note: Time unit is ms.

6.1.2 System Control Register 2 (SYSCR2)

SYSCR2 controls the power-down modes, as well as SYSCR1.

Bit	Bit Name	Initial Value	R/W	Description
7	SMSEL	0	R/W	Sleep Mode Selection
6	LSON	0	R/W	Low Speed on Flag
5	DTON	0	R/W	Direct Transfer on Flag
				These bits select the mode to enter after the execution of a SLEEP instruction, as well as the SSBY bit in SYSCR1.
				For details, see table 6.2.
4	MA2	0	R/W	Active Mode Clock Select 2 to 0
3	MA1	0	R/W	These bits select the operating clock frequency and sleep modes. The operating clock frequency changes to the set frequency after the SLEEP instruction is executed.
2	MA0	0	R/W	
				0XX: ϕ_{OSC}
				100: $\phi_{OSC}/8$
				101: $\phi_{OSC}/16$
				110: $\phi_{OSC}/32$
				111: $\phi_{OSC}/64$

6.1.3 Module Standby Control Register 1 (MSTCR1)

MSTCR1 allows the on-chip peripheral modules to enter a standby state in module units.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 0	—	Reserved These bits are always read as 0.
5	MSTS3	0	R/W	SCI3 Module Standby The SCI3 enters standby mode when this bit is set to 1.
4	MSTAD	0	R/W	A/D Converter Module Standby The A/D converter enters standby mode when this bit is set to 1.
3	MSTWD	0	R/W	Watchdog Timer Module Standby The watchdog timer enters standby mode when this bit is set to 1. When the internal oscillator is selected as the watchdog timer clock, the watchdog timer operates regardless of the setting of this bit.
2	—	0	—	Reserved This bit is always read as 0.
1	MSTTV	0	R/W	Timer V Module Standby The timer V enters standby mode when this bit is set to 1.
0	—	0	—	Reserved This bit is always read as 0.

6, 5	—	All 0	—	Reserved These bits are always read as 0.
4	MSTTB1	0	R/W	Timer B1 Module Standby The timer B1 enters standby mode when this bit is 1.
3, 2	—	All 0	—	Reserved These bits are always read as 0.
1	MSTTZ	0	R/W	Timer Z Module Standby The timer Z enters standby mode when this bit is 1.
0	—	0	—	Reserved This bit is always read as 0.

by an interrupt. Table 6.2 shows the internal states of the ESI in each mode.




Figure 6.1 Mode Transition Diagram

1	X	0*	0	Active mode (direct transition)	—
	X	X	1	Subactive mode (direct transition)	—

[Legend]

X: Don't care.

Note: * When a state transition is made while SMSEL is 1, the timer V, SCI3, SCI3_2 (the H8/36057 Group), and A/D converter are reset, and all registers are set to initial values. To use these functions after entering active mode, reset the reg

Table 6.3 Internal State in Each Operating Mode

Function		Active Mode	Sleep Mode	Subactive Mode	Subsleep Mode	Standby Mode
System clock oscillator		Functioning	Functioning	Halted	Halted	Halted
CPU operations	Instructions	Functioning	Halted	Functioning	Halted	Halted
	Registers	Functioning	Retained	Functioning	Retained	Retained
RAM		Functioning	Retained	Functioning	Retained	Retained
I/O ports		Functioning	Retained	Functioning	Retained	Registers are retained. Output drivers are impeded.
External interrupts	IRQ3 to IRQ0	Functioning	Functioning	Functioning	Functioning	Functioning
	WKP5 to WKP0	Functioning	Functioning	Functioning	Functioning	Functioning

Timer B1	Functioning	Functioning	Retained*	Retained	Retained
Timer Z	Functioning	Functioning	Retained (When internal clock ϕ is selected as the count clock, the counter counts up with ϕ clock*.)		
A/D converter	Functioning	Functioning	Reset	Reset	Reset

Note: * Registers can be read from or written to in subactive mode.

6.2.1 Sleep Mode

In sleep mode, CPU operation is halted but the on-chip peripheral modules function at the frequency set by the MA2, MA1, and MA0 bits in SYSCR2. CPU register contents are retained. When an interrupt is requested, sleep mode is cleared and interrupt exception handling starts. Sleep mode is not cleared if the I bit of the condition code register (CCR) is set to 1 or the requested interrupt is disabled in the interrupt enable register. After sleep mode is cleared, a transition is made to active mode when the LSON bit in SYSCR2 is 0, and a transition is made to subactive mode when the bit is 1.

When the $\overline{\text{RES}}$ pin goes low, the CPU goes into the reset state and sleep mode is cleared.

6.2.2 Standby Mode

In standby mode, the clock pulse generator stops, so the CPU and on-chip peripheral modules are not functioning. However, as long as the rated voltage is supplied, the contents of CPU registers, on-chip RAM, and some on-chip peripheral module registers are retained. On-chip RAM contents will be retained as long as the voltage set by the RAM data retention voltage is provided. I/O ports go to the high-impedance state.

In subsleep mode, operation of the CPU and on-chip peripheral modules is halted. As long as the required voltage is applied, the contents of CPU registers, the on-chip RAM, and some on-chip peripheral modules are retained. I/O ports keep the same states as before the transition.

Subsleep mode is cleared by an interrupt. When an interrupt is requested, subsleep mode is cleared and interrupt exception handling starts. Subsleep mode is not cleared if the I bit of CCR is 0 or the requested interrupt is disabled in the interrupt enable register. After subsleep mode is cleared, a transition is made to active mode when the LSON bit in SYSCR2 is 0, and a transition is made to subactive mode when the bit is 1. After the time set in bits STS2 to STS0 in SYSCR2 has elapsed, a transition is made to active mode.

When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

6.2.4 Subactive Mode

The operating frequency of subactive mode is selected from $\phi_w/2$, $\phi_w/4$, and $\phi_w/8$ by the SA0 bits in SYSCR2. After the SLEEP instruction is executed, the operating frequency is the frequency which is set before the execution. When the SLEEP instruction is executed while in subactive mode, a transition to sleep mode, subsleep mode, standby mode, active mode, or subactive mode is made, depending on the combination of SYSCR1 and SYSCR2. When the $\overline{\text{RES}}$ pin goes low, the system clock pulse generator starts. Since system clock signals are supplied to the entire chip as soon as the system clock pulse generator starts functioning, the $\overline{\text{RES}}$ pin must be kept low until the pulse generator output stabilizes. After the pulse generator output has stabilized, the CPU starts reset exception handling if the $\overline{\text{RES}}$ pin is driven high.

be made by executing a SLEEP instruction while the DT0N bit in SYSCR2 is set to 1. The direct transition mode transition also enables operating frequency modification in active or subactive mode. After the direct transition mode transition, direct transition interrupt exception handling starts.

If the direct transition interrupt is disabled in interrupt enable register 1, a transition is made to sleep or subsleep mode instead of active mode. Note that if a direct transition is attempted while the ICR is set to 1, sleep or subsleep mode will be entered, and the resulting mode cannot be changed by means of an interrupt.

6.4.1 Direct Transition from Active Mode to Subactive Mode

The time from the start of SLEEP instruction execution to the end of interrupt exception handling (the direct transition time) is calculated by equation (1).

Direct transition time = {(number of SLEEP instruction execution states) + (number of interrupt exception processing states)} × (tcyc before transition) + (number of interrupt exception handling states) × (tsubcyc after transition) (1)

Example:

Direct transition time = $(2 + 1) \times \text{tosc} + 14 \times 8\text{tw} = 3\text{tosc} + 112\text{tw}$
(when the CPU operating clock of $\phi_{\text{osc}} \rightarrow \phi_{\text{w}}/8$ is selected)

[Legend]

tosc: OSC clock cycle time

tw: Watch clock cycle time

tcyc: System clock (ϕ) cycle time

tsubcyc: Subclock (ϕ_{SUB}) cycle time

(when the CPU operating clock of $\phi_w/8 \rightarrow \phi_{osc}$ and a waiting time of 8192 states are s

[Legend]

tosc: OSC clock cycle time

tw: Watch clock cycle time

tcyc: System clock (ϕ) cycle time

tsubcyc: Subclock (ϕ_{SUB}) cycle time

6.5 Module Standby Function

The module-standby function can be set to any peripheral module. In module standby m
clock supply to modules stops to enter the power-down mode. Module standby mode en
on-chip peripheral module to enter the standby state by setting a bit in TCMR, SSCRL,
MSTCR1 that corresponds to each module to 1 and cancels the standby state by clearing
0.

flash memory, each block must be erased in turn.

- Reprogramming capability
 - The flash memory can be reprogrammed up to 1,000 times.
- On-board programming
 - On-board programming/erasing can be done in boot mode, in which the boot program into the chip is started to erase or program of the entire flash memory. In normal program mode, individual blocks can be erased or programmed.
- Programmer mode
 - Flash memory can be programmed/erased in programmer mode using a PROM programmer, as well as in on-board programming mode.
- Automatic bit rate adjustment
 - For data transfer in boot mode, this LSI's bit rate can be automatically adjusted to the transfer bit rate of the host.
- Programming/erasing protection
 - Sets software protection against flash memory programming/erasing.
- Power-down mode
 - Operation of the power supply circuit can be partly halted in subactive mode. As flash memory can be read with low power consumption.

7.1 Block Configuration

Figure 7.1 shows the block configuration of flash memory. The thick lines indicate erasing units, and the narrow lines indicate programming units, and the values are addresses. The 56-kbyte flash memory is divided into 1 kbyte $\times$ 4 blocks, 28 kbytes $\times$ 1 block, 16 kbytes $\times$ 1 block, and 8 kbytes $\times$ 1 block. The 32-kbyte flash memory is divided into 1 kbyte $\times$ 4 blocks and 28 kbytes $\times$ 1 block. Erasing is performed in these units. Programming is performed in 128-byte units starting from the address with lower eight bits H'00 or H'80.

Erase unit	H'0880	H'0881	H'0882		H'08FF
1 kbyte					
	H'0B80	H'0B81	H'0B82		H'0BFF
	H'0C00	H'0C01	H'0C02	← Programming unit: 128 bytes →	H'0C7F
Erase unit	H'0C80	H'0C81	H'0C82		H'0CFF
1 kbyte					
	H'0F80	H'0F81	H'0F82		H'0FFF
	H'1000	H'1001	H'1002	← Programming unit: 128 bytes →	H'107F
Erase unit	H'1080	H'1081	H'1082		H'10FF
28 kbytes					
	H'7F80	H'7F81	H'7F82		H'7FFF
	H'8000	H'8001	H'8002	← Programming unit: 128 bytes →	H'807F
Erase unit	H'8080	H'8081	H'8082		H'80FF
16 kbytes					
	H'BF80	H'BF81	H'BF82		H'BFFF
	H'C000	H'C001	H'C002	← Programming unit: 128 bytes →	H'C07F
Erase unit	H'C080	H'C081	H'C082		H'C0FF
8 kbytes					
	H'DF80	H'DF81	H'DF82		H'DFFF

Figure 7.1 Flash Memory Block Configuration

7.2.1 Flash Memory Control Register 1 (FLMCR1)

FLMCR1 is a register that makes the flash memory change to program mode, program-verify mode, erase mode, or erase-verify mode. For details on register setting, refer to section 7.2.2 Memory Programming/Erasing.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0.
6	SWE	0	R/W	Software Write Enable When this bit is set to 1, flash memory programming/erasing is enabled. When this bit is cleared to 0, other FLMCR1 register bits and all EBR1 bits are cancelled. Set this bit to 1 before setting other bits.
5	ESU	0	R/W	Erase Setup When this bit is set to 1, the flash memory changes to erase setup state. When it is cleared to 0, the erase setup state is cancelled. Set this bit to 1 before setting other bits to 1 in FLMCR1.
4	PSU	0	R/W	Program Setup When this bit is set to 1, the flash memory changes to program setup state. When it is cleared to 0, the program setup state is cancelled. Set this bit to 1 before setting other bits to 1 in FLMCR1.
3	EV	0	R/W	Erase-Verify When this bit is set to 1, the flash memory changes to erase-verify mode. When it is cleared to 0, the erase-verify mode is cancelled.

When this bit is set to 1 while SWE = 1 and PSU flash memory changes to program mode. When cleared to 0, program mode is cancelled.

7.2.2 Flash Memory Control Register 2 (FLMCR2)

FLMCR2 is a register that displays the state of flash memory programming/erasing. FLMCR2 is a read-only register, and should not be written to.

Bit	Bit Name	Initial Value	R/W	Description
7	FLER	0	R	Flash Memory Error Indicates that an error has occurred during an operation on flash memory (programming or erasing). When this bit is set to 1, flash memory goes to the error-protected state. See section 7.5.3, Error Protection, for details.
6 to 0	—	All 0	—	Reserved These bits are always read as 0.

6	EB6	0	R/W	When this bit is set to 1, 8 bytes of H'0000 to H'0007 will be erased.
5	EB5	0	R/W	When this bit is set to 1, 16 bytes of H'8000 to H'800F will be erased.
4	EB4	0	R/W	When this bit is set to 1, 28 kbytes of H'1000 to H'100F will be erased.
3	EB3	0	R/W	When this bit is set to 1, 1 kbyte of H'0C00 to H'0C0F will be erased.
2	EB2	0	R/W	When this bit is set to 1, 1 kbyte of H'0800 to H'080F will be erased.
1	EB1	0	R/W	When this bit is set to 1, 1 kbyte of H'0400 to H'040F will be erased.
0	EB0	0	R/W	When this bit is set to 1, 1 kbyte of H'0000 to H'000F will be erased.

When this bit is 0 and a transition is made to sub mode, the flash memory enters the power-down mode. When this bit is 1, the flash memory remains in the normal mode even after a transition is made to sub mode.

6 to 0	—	All 0	—	Reserved
These bits are always read as 0.				

7.2.5 Flash Memory Enable Register (FENR)

Bit 7 (FLSHE) in FENR enables or disables the CPU access to the flash memory control registers FLMCR1, FLMCR2, EBR1, and FLPWCR.

Bit	Bit Name	Initial Value	R/W	Description
7	FLSHE	0	R/W	Flash Memory Control Register Enable Flash memory control registers can be accessed when this bit is set to 1. Flash memory control registers cannot be accessed when this bit is set to 0.
6 to 0	—	All 0	—	Reserved These bits are always read as 0.

via the SCI3. After erasing the entire flash memory, the programming control program is executed. This can be used for programming initial values in the on-board state or for a return when programming/erasing can no longer be done in user program mode. In user mode, individual blocks can be erased and programmed by branching to the user program control program prepared by the user.


Table 7.1 Setting Programming Modes

TEST	$\overline{\text{NMI}}$	P85	PB0	PB1	PB2	LSI State after Reset End
0	1	X	X	X	X	User Mode
0	0	1	X	X	X	Boot Mode
1	X	X	0	0	0	Programmer Mode

[Legend]

X: Don't care.

3. When the boot program is initiated, the chip measures the low-level period of asynchronous SCI communication data (H'00) transmitted continuously from the host. The chip then calculates the bit rate of transmission from the host, and adjusts the SCI3 bit rate to match that of the host. The reset should end with the RXD pin high. The RXD and TXD pins should be pulled up on the board if necessary. After the reset is complete, it takes approximately 100 states before the chip is ready to measure the low-level period.
4. After matching the bit rates, the chip transmits one H'00 byte to the host to indicate the completion of bit rate adjustment. The host should confirm that this adjustment ended normally (H'00) has been received normally, and transmit one H'55 byte to the chip. If reception cannot be performed normally, initiate boot mode again by a reset. Depending on the host's transfer bit rate and system clock frequency of this LSI, there will be a discrepancy between the bit rates of the host and the chip. To operate the SCI properly, set the host's transfer bit rate and system clock frequency of this LSI within the ranges listed in table 7.3.
5. In boot mode, a part of the on-chip RAM area is used by the boot program. The area from H'FEEF to H'0000 is the area to which the programming control program is transferred from the host. The boot program area cannot be used until the execution state in boot mode switches to the programming control program.
6. Before branching to the programming control program, the chip terminates transfer operation by the SCI3 (by clearing the RE and TE bits in SCR to 0), however the adjusted bit rate remains set in BRR. Therefore, the programming control program can still use it for transmitting program data or verify data with the host. The TXD pin is high (PCR22 = 1, P22 = 1). The contents of the CPU general registers are undefined immediately after branching to the programming control program. These registers must be initialized at the beginning of the programming control program, as the stack pointer (SP), in particular, is used implicitly for subroutine calls, etc.
7. Boot mode can be cleared by a reset. End the reset after driving the reset pin low, wait for at least 20 states, and then setting the $\overline{\text{NMI}}$ pin. Boot mode is also cleared when a WDT timeout occurs.
8. Do not change the TEST pin and $\overline{\text{NMI}}$ pin input levels in boot mode.



On-board programming/erasing of an individual flash memory block can also be performed in user program mode by branching to a user program/erase control program. The user must set the appropriate conditions and provide on-board means of supplying programming data. The flash memory must contain the user program/erase control program or a program that provides the user program/erase control program from external memory. As the flash memory itself cannot be read during programming/erasing, transfer the user program/erase control program to on-chip RAM, and execute it in user program mode. Figure 7.2 shows a sample procedure for programming/erasing in user program mode. Prepare a user program/erase control program in accordance with the description in section 7.5.2.2.2 Flash Memory Programming/Erasing.





Figure 7.2 Programming/Erasing Flowchart Example in User Program M

7.4.1 Program/Program-Verify

When writing data or programs to the flash memory, the program/program-verify flowchart in figure 7.3 should be followed. Performing programming operations according to this flowchart will enable data or programs to be written to the flash memory without subjecting the chip to voltage stress or sacrificing program data reliability.

1. Programming must be done to an empty address. Do not reprogram an address to which programming has already been performed.
2. Programming should be carried out 128 bytes at a time. A 128-byte data transfer must be performed even if writing fewer than 128 bytes. In this case, H'FF data must be written to the extra addresses.
3. Prepare the following data storage areas in RAM: A 128-byte programming data area, a 128-byte reprogramming data area, and a 128-byte additional-programming data area. Perform reprogramming data computation according to table 7.4, and additional programming data computation according to table 7.5.
4. Consecutively transfer 128 bytes of data in byte units from the reprogramming data area and additional-programming data area to the flash memory. The program address and 128 bytes of data are latched in the flash memory. The lower 8 bits of the start address in the flash memory destination area must be H'00 or H'80.
5. The time during which the P bit is set to 1 is the programming time. Table 7.6 shows the allowable programming times.
6. The watchdog timer (WDT) is set to prevent overprogramming due to program runaway. An overflow cycle of approximately 6.6 ms is allowed.
7. For a dummy write to a verify address, write 1-byte data H'FF to an address whose lower 8 bits are B'00. Verify data can be read in words or in longwords from the address to which the dummy write was performed.



Note: * The RTS instruction must not be used during the following 1. and 2. periods.
 1. A period between 128-byte data programming to flash memory and the P bit clearing
 2. A period between dummy writing of HFF to a verify address and verify data reading

Figure 7.3 Program/Program-Verify Flowchart

Reprogram Data	Verify Data	Additional Program Data	Comments
0	0	0	Additional-program I
0	1	1	No additional progra
1	0	1	No additional progra
1	1	1	No additional progra

Table 7.6 Programming Time

n (Number of Writes)	Programming Time	In Additional Programming	Comments
1 to 6	30	10	
7 to 1,000	200	—	

Note: Time shown in μ s.

overflow cycle of approximately 19.8 ms is allowed.

5. For a dummy write to a verify address, write 1-byte data H'FF to an address whose low 8 bits are B'00. Verify data can be read in longwords from the address to which a dummy write was performed.
6. If the read data is not erased successfully, set erase mode again, and repeat the erase/verify sequence as before. The maximum number of repetitions of the erase/erase-verify sequence is 100.

7.4.3 Interrupt Handling when Programming/Erasing Flash Memory

All interrupts, including the NMI interrupt, are disabled while flash memory is being programmed or erased, or while the boot program is executing, for the following three reasons:

1. Interrupt during programming/erasing may cause a violation of the programming or erasing algorithm, with the result that normal operation cannot be assured.
2. If interrupt exception handling starts before the vector address is written or during programming/erasing, a correct vector cannot be fetched and the CPU malfunctions.
3. If an interrupt occurs during boot program execution, normal boot mode sequence cannot be carried out.




Figure 7.4 Erase/Erase-Verify Flowchart

entered unless the $\overline{\text{RES}}$ pin is held low until oscillation stabilizes after powering on. In the event of a reset during operation, hold the $\overline{\text{RES}}$ pin low for the $\overline{\text{RES}}$ pulse width specified in the Characteristics section.

7.5.2 Software Protection

Software protection can be implemented against programming/erasing of all flash memory by clearing the SWE bit in FLMCR1. When software protection is in effect, setting the SWE bit in FLMCR1 does not cause a transition to program mode or erase mode. By setting the erase protection register 1 (EBR1), erase protection can be set for individual blocks. When EBR1 is set to 1, erase protection is set for all blocks.

7.5.3 Error Protection

In error protection, an error is detected when CPU runaway occurs during flash memory programming/erasing, or operation is not performed in accordance with the program/erase algorithm, and the program/erase operation is forcibly aborted. Aborting the program/erase operation prevents damage to the flash memory due to overprogramming or overerasing.

When the following errors are detected during programming/erasing of flash memory, the ERR bit in FLMCR2 is set to 1, and the error protection state is entered.

- When the flash memory of the relevant address area is read during programming/erasing (including vector read and instruction fetch)
- Immediately after exception handling excluding a reset during programming/erasing
- When a SLEEP instruction is executed during programming/erasing

7.7 Power-Down States for Flash Memory

In user mode, the flash memory will operate in either of the following states:

- Normal operating mode
The flash memory can be read and written to at high speed.
- Power-down operating mode
The power supply circuit of flash memory can be partly halted. As a result, flash memory can be read with low power consumption.
- Standby mode
All flash memory circuits are halted.

Table 7.7 shows the correspondence between the operating modes of this LSI and the flash memory. In subactive mode, the flash memory can be set to operate in power-down mode by setting the PDWND bit in FLPWCR. When the flash memory returns to its normal operating state from power-down mode or standby mode, a period to stabilize operation of the power supply circuit that were stopped is needed. When the flash memory returns to its normal operating state, STS2 to STS0 in SYSCR1 must be set to provide a wait time of at least 20 μ s, even when an external clock is being used.

Masked ROM version	H8/36057, H8/36037	2 kbytes	H'EC00 to H'FFFF, H'FB80 to H'
	H8/36036	2 kbytes	H'EC00 to H'FFFF, H'FB80 to H'
	H8/36035	2 kbytes	H'EC00 to H'FFFF, H'FB80 to H'
	H8/36054, H8/36034	2 kbytes	H'EC00 to H'FFFF, H'FB80 to H'
	H8/36033	1 kbyte	H'FB80 to H'FF7F
	H8/36032	1 kbyte	H'FB80 to H'FF7F

Note: * When the E7 or E8 is used, area H'F780 to H'FB7F must not be accessed.

For functions in each port, see appendix B.1, I/O Port Block Diagrams. For the execution manipulation instructions to the port control register and port data register, see section 2 Manipulation Instruction.

9.1 Port 1

Port 1 is a general I/O port also functioning as IRQ interrupt input pins, a timer B1 input timer V input pin. Figure 9.1 shows its pin configuration.




Figure 9.1 Port 1 Pin Configuration

Port 1 has the following registers.

- Port mode register 1 (PMR1)
- Port control register 1 (PCR1)
- Port data register 1 (PDR1)
- Port pull-up control register 1 (PUCR1)

				0: General I/O port 1: $\overline{\text{IRQ2}}$ input pin
5	IRQ1	0	R/W	This bit selects the function of pin P15/ $\overline{\text{IRQ1}}$ /TMIB1. 0: General I/O port 1: $\overline{\text{IRQ1}}$ /TMIB1 input pin
4	IRQ0	0	R/W	This bit selects the function of pin P14/ $\overline{\text{IRQ0}}$. 0: General I/O port 1: $\overline{\text{IRQ0}}$ input pin
3	TXD2	0	R/W	This bit selects the function of pin P72/TXD_2. 0: General I/O port 1: TXD_2 output pin Note: This bit is reserved in the H8/36037 Group and is always read as 0.
2	—	0	—	Reserved. This bit is always read as 0.
1	TXD	0	R/W	This bit selects the function of pin P22/TXD. 0: General I/O port 1: TXD output pin
0	—	0	—	Reserved. This bit is always read as 0.

3	—	—	—
2	PCR12	0	W
1	PCR11	0	W
0	PCR10	0	W

9.1.3 Port Data Register 1 (PDR1)

PDR1 is a general I/O port data register of port 1.

Bit	Bit Name	Initial Value	R/W	Description
7	P17	0	R/W	PDR1 stores output data for port 1 pins.
6	P16	0	R/W	If PDR1 is read while PCR1 bits are set to 1, the values stored in PDR1 are read. If PDR1 is read while PCR1 bits are cleared to 0, the pin states are read regardless of the value stored in PDR1.
5	P15	0	R/W	
4	P14	0	R/W	
3	—	1	—	Bit 3 is a reserved bit. This bit is always read as 1.
2	P12	0	R/W	
1	P11	0	R/W	
0	P10	0	R/W	

3	—	1	—
2	PUCR12	0	R/W
1	PUCR11	0	R/W
0	PUCR10	0	R/W

9.1.5 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P17/ $\overline{\text{IRQ3}}$ /TRGV pin

Register	PMR1	PCR1	
Bit Name	IRQ3	PCR17	Pin Function
Setting value	0	0	P17 input pin
		1	P17 output pin
	1	X	$\overline{\text{IRQ3}}$ input/TRGV input pin

[Legend]

X: Don't care.

• P15/IRQ1/TMIB1 pin

Register	PMR1	PCR1	
Bit Name	IRQ1	PCR15	Pin Function
Setting value	0	0	P15 input pin
		1	P15 output pin
	1	X	$\overline{\text{IRQ1}}$ input/TMIB1 input pin

[Legend]

X: Don't care.

- P14/ $\overline{\text{IRQ0}}$ pin

Register	PMR1	PCR1	
Bit Name	IRQ0	PCR14	Pin Function
Setting value	0	0	P14 input pin
		1	P14 output pin
	1	X	$\overline{\text{IRQ0}}$ input pin

[Legend]

X: Don't care.

- P12 pin

Register	PCR1	
Bit Name	PCR12	Pin Function
Setting value	0	P12 input pin
	1	P12 output pin

Setting value	0	P10 input pin
	1	P10 output pin

9.2 Port 2

Port 2 is a general I/O port also functioning as SCI3 I/O pins. Each pin of the port 2 is shown in figure 9.2. The register settings of PMR1 and SCI3 have priority for functions of the pins it uses.




Figure 9.2 Port 2 Pin Configuration

Port 2 has the following registers.

- Port control register 2 (PCR2)
- Port data register 2 (PDR2)
- Port mode register 3 (PMR3)

1	PCR21	0	W
0	PCR20	0	W

9.2.2 Port Data Register 2 (PDR2)

PDR2 is a general I/O port data register of port 2.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 1	—	Reserved These bits are always read as 1.
4	P24	0	R/W	PDR2 stores output data for port 2 pins.
3	P23	0	R/W	If PDR2 is read while PCR2 bits are set to 1, the value stored in PDR2 is read. If PDR2 is read while PCR2 bits are cleared to 0, the pin states are read regardless of the value stored in PDR2.
2	P22	0	R/W	
1	P21	0	R/W	
0	P20	0	R/W	

output.

2 to 0 — All 1 — Reserved

These bits are always read as 1.

9.2.4 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P24 pin

Register		PCR2
Bit Name	PCR24	Pin Function
Setting Value	0	P24 input pin
	1	P24 output pin

- P23 pin

Register		PCR2
Bit Name	PCR23	Pin Function
Setting Value	0	P23 input pin
	1	P23 output pin

• P21/RXD pin

Register	SCR3	PCR2	
Bit Name	RE	PCR21	Pin Function
Setting Value	0	0	P21 input pin
		1	P21 output pin
	1	X	RXD input pin

[Legend]

X: Don't care.

- P20/SCK3 pin

Register	SCR3		SMR	PCR2	
Bit Name	CKE1	CKE0	COM	PCR20	Pin Function
Setting Value	0	0	0	0	P20 input pin
				1	P20 output pin
	0	0	1	X	SCK3 output pin
	0	1	X	X	SCK3 output pin
	1	X	X	X	SCK3 input pin

[Legend]

X: Don't care.




Figure 9.3 Port 5 Pin Configuration

Port 5 has the following registers.

- Port mode register 5 (PMR5)
- Port control register 5 (PCR5)
- Port data register 5 (PDR5)
- Port pull-up control register 5 (PUCR5)

0: General I/O port

1: $\overline{\text{WKP5/ADTRG}}$ input pin

4	WKP4	0	R/W	This bit selects the function of pin P54/ $\overline{\text{WKP4}}$. 0: General I/O port 1: $\overline{\text{WKP4}}$ input pin
3	WKP3	0	R/W	This bit selects the function of pin P53/ $\overline{\text{WKP3}}$. 0: General I/O port 1: $\overline{\text{WKP3}}$ input pin
2	WKP2	0	R/W	This bit selects the function of pin P52/ $\overline{\text{WKP2}}$. 0: General I/O port 1: $\overline{\text{WKP2}}$ input pin
1	WKP1	0	R/W	This bit selects the function of pin P51/ $\overline{\text{WKP1}}$. 0: General I/O port 1: $\overline{\text{WKP1}}$ input pin
0	WKP0	0	R/W	This bit selects the function of pin P50/ $\overline{\text{WKP0}}$. 0: General I/O port 1: $\overline{\text{WKP0}}$ input pin

3	PCR53	0	W
2	PCR52	0	W
1	PCR51	0	W
0	PCR50	0	W

9.3.3 Port Data Register 5 (PDR5)

PDR5 is a general I/O port data register of port 5.

Bit	Bit Name	Initial Value	R/W	Description
7	P57	0	R/W	Stores output data for port 5 pins.
6	P56	0	R/W	If PDR5 is read while PCR5 bits are set to 1, the stored in PDR5 are read. If PDR5 is read while P are cleared to 0, the pin states are read regardless value stored in PDR5.
5	P55	0	R/W	
4	P54	0	R/W	
3	P53	0	R/W	
2	P52	0	R/W	
1	P51	0	R/W	
0	P50	0	R/W	

3	PUCR53	0	R/W	these bits are cleared to 0.
2	PUCR52	0	R/W	
1	PUCR51	0	R/W	
0	PUCR50	0	R/W	

9.3.5 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P57 pin

Register		PCR5
Bit Name	PCR57	Pin Function
Setting Value	0	P57 input pin
	1	P57 output pin

- P56 pin

Register		PCR5
Bit Name	PCR56	Pin Function
Setting Value	0	P56 input pin
	1	P56 output pin

5 P54/WKP4 pin

Register	PMR5	PCR5	
Bit Name	WKP4	PCR54	Pin Function
Setting Value	0	0	P54 input pin
		1	P54 output pin
	1	X	WKP4 input pin

[Legend]

X: Don't care.

- P53/ $\overline{\text{WKP3}}$ pin

Register	PMR5	PCR5	
Bit Name	WKP3	PCR53	Pin Function
Setting Value	0	0	P53 input pin
		1	P53 output pin
	1	X	WKP3 input pin

[Legend]

X: Don't care.

• P51/WKP1 pin

Register	PMR5	PCR5	
Bit Name	WKP1	PCR51	Pin Function
Setting Value	0	0	P51 input pin
		1	P51 output pin
	1	X	WKP1 input pin

[Legend]

X: Don't care.

- P50/ $\overline{\text{WKP0}}$ pin

Register	PMR5	PCR5	
Bit Name	WKP0	PCR50	Pin Function
Setting Value	0	0	P50 input pin
		1	P50 output pin
	1	X	WKP0 input pin

[Legend]

X: Don't care.



Figure 9.4 Port 6 Pin Configuration

Port 6 has the following registers.

- Port control register 6 (PCR6)
- Port data register 6 (PDR6)

9.4.1 Port Control Register 6 (PCR6)

PCR6 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 6.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR67	0	W	When each of the port 6 pins P67 to P60 function as a general I/O port, setting a PCR6 bit to 1 makes the corresponding pin an output port, while clearing it to 0 makes the pin an input port.
6	PCR66	0	W	
5	PCR65	0	W	
4	PCR64	0	W	
3	PCR63	0	W	
2	PCR62	0	W	
1	PCR61	0	W	
0	PCR60	0	W	

0	P60	0	R/W
2	P62	0	R/W
1	P61	0	R/W
0	P60	0	R/W

9.4.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P67/FTIOD1 pin

Register	TOER	TFCR	TPMR	TIORC1	PCR6	
Bit Name	ED1	CMD1, CMD0	PWMD1	IOD2 to IOD0	PCR67	Pin Function
Setting Value	1	00	0	000 or 1XX	0	P67 input/FTIOD1 input
					1	P67 output pin
	0	00	0	001 or 01X	X	FTIOD1 output pin
			1	XXX		
		Other than 00	X	XXX		

[Legend]

X: Don't care.

[Legend]

X: Don't care.

- P65/FTIOB1 pin

Register	TOER	TFCR	TPMR	TIORA1	PCR6	
Bit Name	EB1	CMD1, CMD0	PWMB1	IOB2 to IOB0	PCR65	Pin Function
Setting Value	1	00	0	000 or 1XX	0	P65 input/FTIOB1 inp
					1	P65 output pin
	0	00	0	001 or 01X	X	FTIOB1 output pin
			1	XXX		
		Other than 00	X	XXX		

[Legend]

X: Don't care.

- P63/FTIOD0 pin

Register	TOER	TFCR	TPMR	TIORC0	PCR6	
Bit Name	ED0	CMD1, CMD0	PWMD0	IOD2 to IOD0	PCR63	Pin Function
Setting Value	1	00	0	000 or 1XX	0	P63 input/FTIOD0 in
					1	P63 output pin
	0	00	0	001 or 01X	X	FTIOD0 output pin
			1	XXX		
		Other than 00	X	XXX		

[Legend]

X: Don't care.

[Legend]

X: Don't care.

- P61/FTIOB0 pin

Register	TOER	TFCR	TPMR	TIORA0	PCR6	
Bit Name	EB0	CMD1, CMD0	PWMB0	IOB2 to IOB0	PCR61	Pin Function
Setting Value	1	00	0	000 or 1XX	0	P61 input/FTIOB0 inp
					1	P61 output pin
	0	00	0	001 or 01X	X	FTIOB0 output pin
			1	XXX		
		Other than 00	X	XXX		

[Legend]

X: Don't care.

9.5 Port 7

Port 7 is a general I/O port also functioning as a timer V I/O pin and SCI3_2 I/O pin. Each pin of the port 7 is shown in figure 9.5. The register settings of the timer V and SCI3_2* have the functions of the pins for both uses.

Note: * The H8/36037 Group does not have the SCI3_2.




Figure 9.5 Port 7 Pin Configuration

Port 7 has the following registers.

- Port control register 7 (PCR7)
- Port data register 7 (PDR7)

3	—	—	—
2	PCR72	0	W
1	PCR71	0	W
0	PCR70	0	W

9.5.2 Port Data Register 7 (PDR7)

PDR7 is a general I/O port data register of port 7.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Stores output data for port 7 pins.
6	P76	0	R/W	If PDR7 is read while PCR7 bits are set to 1, the value stored in PDR7 are read. If PDR7 is read while PCR7 bits are cleared to 0, the pin states are read regardless of the value stored in PDR7.
5	P75	0	R/W	
4	P74	0	R/W	
3	—	1	—	Bits 7 and 3 are reserved bits. These bits are always read as 1.
2	P72	0	R/W	
1	P71	0	R/W	
0	P70	0	R/W	

[Legend]

X: Don't care.

- P75/TMCIV pin

Register **PCR7**

Bit Name **PCR75** **Pin Function**

Setting Value	0	P75 input/TMCIV input pin
	1	P75 output/TMCIV input pin

- P74/TMRIV pin

Register **PCR7**

Bit Name **PCR74** **Pin Function**

Setting Value	0	P74 input/TMRIV input pin
	1	P74 output/TMRIV input pin

- P71/RXD_2* pin

Register	SCR3_2*	PCR7	
Bit Name	RE*	PCR71	Pin Function
Setting Value	0	0	P71 input pin
		1	P71 output pin
	1	X	RXD_2 input pin*

[Legend]

X: Don't care.

Note: * The H8/36037 Group does not have this pin.

- P70/SCK3_2* pin

Register	SCR3_2*		SMR2*	PCR7	
Bit Name	CKE1*	CKE0*	COM*	PCR70	Pin Function
Setting Value	0	0	0	0	P70 input pin
				1	P70 output pin
	0	0	1	X	SCK3_2 output pin*
	0	1	X	X	SCK3_2 output pin*
	1	X	X	X	SCK3_2 input pin*

[Legend]

X: Don't care.

Note: * The H8/36037 Group does not have these pins.

Port 8 has the following registers.

- Port control register 8 (PCR8)
- Port data register 8 (PDR8)

9.6.1 Port Control Register 8 (PCR8)

PCR8 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 8.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR87	0	W	When each of the port 8 pins P87 to P85 function as a general I/O port, setting a PCR8 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.
6	PCR86	0	W	
5	PCR85	0	W	
4 to 0	—	—	—	Reserved

9.6.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P87 pin

Register		PCR8
Bit Name	PCR87	Pin Function
Setting Value	0	P87 input pin
	1	P87 output pin

- P86 pin

Register		PCR8
Bit Name	PCR86	Pin Function
Setting Value	0	P86 input pin
	1	P86 output pin

- P85 pin

Register		PCR8
Bit Name	PCR85	Pin Function
Setting Value	0	P85 input pin
	1	P85 output pin




Figure 9.7 Port 9 Pin Configuration

Port 9 has the following registers.

- Port control register 9 (PCR9)
- Port data register 9 (PDR9)

9.7.1 Port Control Register 9 (PCR9)

PCR9 selects inputs/outputs in bit units for pins to be used as general I/O ports of port 9.

Bit	Bit Name	Initial Value	R/W	Description
7	PCR97	0	W	When each of the port 9 pins P97 to P90 function as a general I/O port, setting a PCR9 bit to 1 makes the corresponding pin an output port, while clearing the bit to 0 makes the pin an input port.
6	PCR96	0	W	
5	PCR95	0	W	
4	PCR94	0	W	
3	PCR93	0	W	
2	PCR92	0	W	
1	PCR91	0	W	
0	PCR90	0	W	

3	P93	0	R/W
2	P92	0	R/W
1	P91	0	R/W
0	P90	0	R/W

9.7.3 Pin Functions

The correspondence between the register specification and the port functions is shown below.

- P97/HTXD pin

Register	TCMR	PCR9	
Bit Name	PMR97	PCR97	Pin Function
Setting Value	0	0	P97 input pin
		1	P97 output pin
	1	X	HTXD output pin

[Legend]

X: Don't care.

• P95 pin

Register	PCR9	
Bit Name	PCR95	Pin Function
Setting Value	0	P95 input pin
	1	P95 output pin

• P94 pin

Register	PCR9	
Bit Name	PCR94	Pin Function
Setting Value	0	P94 input pin
	1	P94 output pin

• P93/SSI pin

Register	PCR9	
Bit Name	PCR93	Pin Function
Setting Value	0	P93 input pin
	1	P93 output pin
	X	SSI input/SSI output pin

[Legend]

X: Don't care.

Note: When this pin is used as the SSI pin, register settings of the SSU are required. For details, see section 16.4.4, Communication Modes and Pin Functions.

- P91/SSCK pin

Register	SSCRH	PCR9	
Bit Name	SCKS	PCR91	Pin Function
Setting Value	0	0	P91 input pin
		1	P91 output pin
	1	X	SSCK input/SSCK output pin

[Legend]

X: Don't care.

Note: When this pin is used as the SSCK pin, register settings of the SSU are required. For details, see section 16.4.4, Communication Modes and Pin Functions.

- P90/ $\overline{\text{SCS}}$ pin

Register	SSCRL	SSCRH		PCR9	
Bit Name	SSUMS	CSS1	CSS0	PCR90	Pin Function
Setting Value	0	X	X	0	P90 input pin
		X	X	1	P90 output pin
1	1	0	0	0	P90 input pin
				1	P90 output pin
		0	1	X	$\overline{\text{SCS}}$ input pin
					$\overline{\text{SCS}}$ output pin

[Legend]

X: Don't care.




Figure 9.8 Port B Pin Configuration

Port B has the following register.

- Port data register B (PDRB)

9.8.1 Port Data Register B (PDRB)

PDRB is a general input-only port data register of port B.

Bit	Bit Name	Initial Value	R/W	Description
7	PB7	—	R	The input value of each pin is read by reading the register.
6	PB6	—	R	
5	PB5	—	R	However, if a port B pin is designated as an analog channel by ADCSR in A/D converter, 0 is read.
4	PB4	—	R	
3	PB3	—	R	
2	PB2	—	R	
1	PB1	—	R	
0	PB0	—	R	




Figure 10.1 Block Diagram of Timer B1

TMIB1 selects the auto-reload function and input clock.

Bit	Bit Name	Initial Value	R/W	Description
7	TMB17	0	R/W	Auto-reload function select 0: Interval timer function selected 1: Auto-reload function selected
6 to 3	—	All 1	—	Reserved These bits are always read as 1.
2	TMB12	0	R/W	Clock select
1	TMB11	0	R/W	000: Internal clock: $\phi/8192$
0	TMB10	0	R/W	001: Internal clock: $\phi/2048$ 010: Internal clock: $\phi/512$ 011: Internal clock: $\phi/256$ 100: Internal clock: $\phi/64$ 101: Internal clock: $\phi/16$ 110: Internal clock: $\phi/4$ 111: External event (TMIB1): rising or falling edge
				Note: * The edge of the external event signal is selected by bit IEG1 in the interrupt edge select register (IEGR1). See section 3.2.1, Interrupt Edge Select Register 1 (IEGR1), for details. When setting TMB12 to TMB10 to 1, IRQ1 in the mode register 1 (PMR1) should be set to 1.

TLB1 is an 8-bit write-only register for setting the reload value of TCB1. When a reload value is set in TLB1, the same value is loaded into TCB1 as well, and TCB1 starts counting up from the value. When TCB1 overflows during operation in auto-reload mode, the TLB1 value is loaded into TCB1. Accordingly, overflow periods can be set within the range of 1 to 256 input clock cycles. TLB1 is allocated to the same address as TCB1. TLB1 is initialized to H'00.

After the count value in TMB1 reaches H'FF, the next clock signal input causes timer B1 to overflow, setting flag IRRTB1 in IRR2 to 1. If IENTB1 in IENR2 is 1, an interrupt is sent to the CPU.

At overflow, TCB1 returns to H'00 and starts counting up again. During interval timer operation (TMB17 = 0), when a value is set in TLB1, the same value is set in TCB1.

10.4.2 Auto-Reload Timer Operation

Setting bit TMB17 in TMB1 to 1 causes timer B1 to function as an 8-bit auto-reload timer. When a reload value is set in TLB1, the same value is loaded into TCB1, becoming the value from which TCB1 starts its count. After the count value in TCB1 reaches H'FF, the next clock signal input causes timer B1 to overflow. The TLB1 value is then loaded into TCB1, and the count continues from that value. The overflow period can be set within a range from 1 to 256 input clock cycles, depending on the TLB1 value.

The clock sources and interrupts in auto-reload mode are the same as in interval mode. In auto-reload mode (TMB17 = 1), when a new value is set in TLB1, the TLB1 value is also loaded into TCB1.

10.4.3 Event Counter Operation

Timer B1 can operate as an event counter in which TMIB1 is set to an event input pin. When event counting is selected by setting bits TMB12 to TMB10 in TMB1 to 1, TCB1 counts the rising or falling edge of an external event signal input at pin TMB1.

When timer B1 is used to count external event input, bit IRQ1 in PMR1 should be set to 1. IEN1 in IENR1 should be cleared to 0 to disable IRQ1 interrupt requests.

- Choice of seven clock signals is available.
Choice of six internal clock sources ($\phi/128$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$) or an external clock source.
- Counter can be cleared by compare match A or B, or by an external reset signal. If the stop function is selected, the counter can be halted when cleared.
- Timer output is controlled by two independent compare match signals, enabling pulse width modulation (PWM) with an arbitrary duty cycle, PWM output, and other applications.
- Three interrupt sources: compare match A, compare match B, timer overflow
- Counting can be initiated by trigger input at the TRGV pin. The rising edge, falling edge, or both edges of the TRGV input can be selected.




Figure 11.1 Block Diagram of Timer V

11.3 Register Descriptions

The time V has the following registers.

- Timer counter V (TCNTV)
- Timer constant register A (TCORA)
- Timer constant register B (TCORB)
- Timer control register V0 (TCRV0)
- Timer control/status register V (TCSR V)
- Timer control register V1 (TCRV1)

11.3.1 Timer Counter V (TCNTV)

TCNTV is an 8-bit up-counter. The clock source is selected by bits CKS2 to CKS0 in timer control register V0 (TCRV0). The TCNTV value can be read and written by the CPU at any time. TCNTV can be cleared by an external reset input signal, or by compare match A or B. The clearing signal is selected by bits CCLR1 and CCLR0 in TCRV0.

When TCNTV overflows, OVF is set to 1 in timer control/status register V (TCSR V).

TCNTV is initialized to H'00.

and the settings of bits OS3 to OS0 in TCSR.V.

TCORA and TCORB are initialized to H'FF.

11.3.3 Timer Control Register V0 (TCRV0)

TCRV0 selects the input clock signals of TCNTV, specifies the clearing conditions of TCNTV, and controls each interrupt request.

Bit	Bit Name	Initial Value	R/W	Description
7	CMIEB	0	R/W	Compare Match Interrupt Enable B When this bit is set to 1, interrupt request from the bit in TCSR.V is enabled.
6	CMIEA	0	R/W	Compare Match Interrupt Enable A When this bit is set to 1, interrupt request from the bit in TCSR.V is enabled.
5	OVIE	0	R/W	Timer Overflow Interrupt Enable When this bit is set to 1, interrupt request from the bit in TCSR.V is enabled.
4	CCLR1	0	R/W	Counter Clear 1 and 0
3	CCLR0	0	R/W	These bits specify the clearing conditions of TCNTV. 00: Clearing is disabled 01: Cleared by compare match A 10: Cleared by compare match B 11: Cleared on the rising edge of the TMRIV pin. operation of TCNTV after clearing depends on the setting of bit 1 in TCRV1.

Bit 2	Bit 1	Bit 0	Bit 0	Description
CKS2	CKS1	CKS0	ICKS0	
0	0	0	—	Clock input prohibited
		1	0	Internal clock: counts on $\phi/4$, falling edge
			1	Internal clock: counts on $\phi/8$, falling edge
	1	0	0	Internal clock: counts on $\phi/16$, falling edge
			1	Internal clock: counts on $\phi/32$, falling edge
			1	Internal clock: counts on $\phi/64$, falling edge
1	0	0	1	Internal clock: counts on $\phi/128$, falling edge
			—	Clock input prohibited
	1	1	—	External clock: counts on rising edge
		0	—	External clock: counts on falling edge
		1	—	External clock: counts on rising and falling edge

6	CMFA	0	R/W	Compare Match Flag A [Setting condition] When the TCNTV value matches the TCORA value [Clearing condition] After reading CMFA = 1, cleared by writing 0 to CMFA
5	OVF	0	R/W	Timer Overflow Flag [Setting condition] When TCNTV overflows from H'FF to H'00 [Clearing condition] After reading OVF = 1, cleared by writing 0 to OVF
4	—	1	—	Reserved This bit is always read as 1.
3	OS3	0	R/W	Output Select 3 and 2
2	OS2	0	R/W	These bits select an output method for the TMO. the compare match of TCORB and TCNTV. 00: No change 01: 0 output 10: 1 output 11: Output toggles

OS3 and OS2 select the output level for compare match B. OS1 and OS0 select the output level for compare match A. The two output levels can be controlled independently. After a reset, the timer output is 0 until the first compare match.

11.3.5 Timer Control Register V1 (TCRV1)

TCRV1 selects the edge at the TRGV pin, enables TRGV input, and selects the clock input to TCNTV.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 1	—	Reserved These bits are always read as 1.
4	TVEG1	0	R/W	TRGV Input Edge Select
3	TVEG0	0	R/W	These bits select the TRGV input edge. 00: TRGV trigger input is prohibited 01: Rising edge is selected 10: Falling edge is selected 11: Rising and falling edges are both selected
2	TRGE	0	R/W	TCNT starts counting up by the input of the edge selected by TVEG1 and TVEG0. 0: Disables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV by the TRGV pin. TCNTV is cleared by a compare match. 1: Enables starting counting-up TCNTV by the input of the TRGV pin and halting counting-up TCNTV by the TRGV pin. TCNTV is cleared by a compare match.

11.4.1 Timer V Operation

1. According to table 11.2, six internal/external clock signals output by prescaler S can be selected as the timer V operating clock signals. When the operating clock signal is selected, TCNTV starts counting-up. Figure 11.2 shows the count timing with an internal clock selected, and figure 11.3 shows the count timing with both edges of an external clock selected.
2. When TCNTV overflows (changes from H'FF to H'00), the overflow flag (OVF) in TCRV0 will be set. The timing at this time is shown in figure 11.4. An interrupt request is sent to the CPU when OVIE in TCRV0 is 1.
3. TCNTV is constantly compared with TCORA and TCORB. Compare match flag A or B (CMFA or CMFB) is set to 1 when TCNTV matches TCORA or TCORB, respectively. A compare-match signal is generated in the last state in which the values match. Figure 11.5 shows the timing. An interrupt request is generated for the CPU when CMIEA or CMIEB in TCRV0 is 1.
4. When a compare match A or B is generated, the TMOV responds with the output value selected by bits OS3 to OS0 in TCSR. Figure 11.6 shows the timing when the output is toggled by compare match A.
5. When CCLR1 or CCLR0 in TCRV0 is 01 or 10, TCNTV can be cleared by the corresponding compare match. Figure 11.7 shows the timing.
6. When CCLR1 or CCLR0 in TCRV0 is 11, TCNTV can be cleared by the rising edge of the input of TMRIV pin. A TMRIV input pulse-width of at least 1.5 system clocks is necessary. Figure 11.8 shows the timing.
7. When a counter-clearing source is generated with TRGE in TCRV1 set to 1, the counter is halted as soon as TCNTV is cleared. TCNTV resumes counting-up when the edge selected by TVEG1 or TVEG0 in TCRV1 is input from the TGRV pin.




Figure 11.3 Increment Timing with External Clock




Figure 11.4 OVF Set Timing




Figure 11.6 TMOV Output Timing




Figure 11.7 Clear Timing by Compare Match

11.5 Timer V Application Examples

11.5.1 Pulse Output with Arbitrary Duty Cycle

Figure 11.9 shows an example of output of pulses with an arbitrary duty cycle.

1. Set bits CCLR1 and CCLR0 in TCRV0 so that TCNTV will be cleared by compare match with TCORA.
2. Set bits OS3 to OS0 in TCSR0 so that the output will go to 1 at compare match with TCORA and to 0 at compare match with TCORB.
3. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock.
4. With these settings, a waveform is output without further software intervention, with a period determined by TCORA and a pulse width determined by TCORB.




Figure 11.9 Pulse Output Example

input.

4. Set bits CKS2 to CKS0 in TCRV0 and bit ICKS0 in TCRV1 to select the desired clock.
5. After these settings, a pulse waveform will be output without further software intervention with a delay determined by TCORA from the TRGV input, and a pulse width determined by $(TCORB - TCORA)$.




Figure 11.10 Example of Pulse Output Synchronized to TRGV Input

3. If compare matches A and B occur simultaneously, any conflict between the output 1 and output 0 for compare match A and compare match B is resolved by the following priority: toggle > output 1 > output 0.
4. Depending on the timing, TCNTV may be incremented by a switch between different clock sources. When TCNTV is internally clocked, an increment pulse is generated on the falling edge of an internal clock signal that is a divided system clock (ϕ). Therefore, in figure 11.3 the switch is from a high clock signal to a low clock signal, the switch is seen as a falling edge, causing TCNTV to increment. TCNTV can also be incremented by a switch between internal and external clocks.




Figure 11.11 Contention between TCNTV Write and Clear




Figure 11.12 Contention between TCORA Write and Compare Match




Figure 11.13 Internal Clock Switching and TCNTV Operation

- Independently assignable output compare or input capture functions
- Selection of five counter clock sources: four internal clocks (ϕ , $\phi/2$, $\phi/4$, and $\phi/8$) and external clock
- Seven selectable operating modes
 - Output compare function
 - Selection of 0 output, 1 output, or toggle output
 - Input capture function
 - Rising edge, falling edge, or both edges
 - Synchronous operation
 - Timer counters_0 and _1 (TCNT_0 and TCNT_1) can be written simultaneously
 - Simultaneous clearing by compare match or input capture is possible.
 - PWM mode
 - Up to six-phase PWM output can be provided with desired duty ratio.
 - Reset synchronous PWM mode
 - Three-phase PWM output for normal and counter phases
 - Complementary PWM mode
 - Three-phase PWM output for non-overlapped normal and counter phases
 - The A/D conversion start trigger can be set for PWM cycles.
 - Buffer operation
 - The input capture register can be consisted of double buffers.
 - The output compare register can automatically be modified.
- High-speed access by the internal 16-bit bus
 - 16-bit TCNT and GR registers can be accessed in high speed by a 16-bit bus interface
- Any initial timer output value can be set
- Output of the timer is disabled by external trigger

capture registers)

Buffer register		GRC_0, GRD_0	GRC_1, GRD_1
I/O pins		FTIOA0, FTIOB0, FTIOC0, FTIOD0	FTIOA1, FTIOB1, FTIOC1, FTIOD1
Counter clearing function		Compare match/input capture of GRA_0, GRB_0, GRC_0, or GRD_0	Compare match/input capture of GRA_1, GRB_1, GRC_1, or GRD_1
Compare match output	0 output	Yes	Yes
	1 output	Yes	Yes
	output	Yes	Yes
Input capture function		Yes	Yes
Synchronous operation		Yes	Yes
PWM mode		Yes	Yes
Reset synchronous PWM mode		Yes	Yes
Complementary PWM mode		Yes	Yes
Buffer function		Yes	Yes
Interrupt sources		Compare match/input capture A0 to D0 Overflow	Compare match/input capture A1 to D1 Overflow Underflow






Figure 12.1 Timer Z Block Diagram



[Legend]

TCNT_0 :	Timer counter_0 (16 bits)
GRA_0, GRB_0, GRC_0, GRD_0 :	General registers A_0, B_0, C_0, and D_0 (input capture/output compare registers: 16 bits × 4)
TCR_0 :	Timer control register_0 (8 bits)
TIORA_0 :	Timer I/O control register A_0 (8 bits)
TIORC_0 :	Timer I/O control register C_0 (8 bits)
TSR_0 :	Timer status register_0 (8 bits)
TIER_0 :	Timer interrupt enable register_0 (8 bits)
POCCR_0 :	PWM mode output level control register_0 (8 bits)
ITMZ0 :	Channel 0 interrupt

Figure 12.2 Timer Z (Channel 0) Block Diagram



[Legend]

TCNT_1 :	Timer counter_1 (16 bits)
GRA_1, GRB_1, GRC_1, GRD_1 :	General registers A_1, B_1, C_1, and D_1 (input capture/output compare registers: 16 bits × 4)
TCR_1 :	Timer control register_1 (8 bits)
TIORA_1 :	Timer I/O control register A_1 (8 bits)
TIORC_1 :	Timer I/O control register C_1 (8 bits)
TSR_1 :	Timer status register_1 (8 bits)
TIER_1 :	Timer interrupt enable register_1 (8 bits)
POCR_1 :	PWM mode output level control register_1 (8 bits)
ITMZ1 :	Channel 1 interrupt

Figure 12.3 Timer Z (Channel 1) Block Diagram

compare B0			input capture input, or PWM output
Input capture/output compare C0	FTIOC0	I/O	GRC_0 output compare output, G input capture input, or PWM synchron output (in reset synchronous PWM complementary PWM modes)
Input capture/output compare D0	FTIOD0	I/O	GRD_0 output compare output, G input capture input, or PWM output
Input capture/output compare A1	FTIOA1	I/O	GRA_1 output compare output, G input capture input, or PWM output reset synchronous PWM and complementary PWM modes)
Input capture/output compare B1	FTIOB1	I/O	GRB_1 output compare output, G input capture input, or PWM output
Input capture/output compare C1	FTIOC1	I/O	GRC_1 output compare output, G input capture input, or PWM output
Input capture/output compare D1	FTIOD1	I/O	GRD_1 output compare output, G input capture input, or PWM output

- Timer output control register (TOCR)

Channel 0

- Timer control register_0 (TCR_0)
- Timer I/O control register A_0 (TIORA_0)
- Timer I/O control register C_0 (TIORC_0)
- Timer status register_0 (TSR_0)
- Timer interrupt enable register_0 (TIER_0)
- PWM mode output level control register_0 (POCR_0)
- Timer counter_0 (TCNT_0)
- General register A_0 (GRA_0)
- General register B_0 (GRB_0)
- General register C_0 (GRC_0)
- General register D_0 (GRD_0)

Channel 1

- Timer control register_1 (TCR_1)
- Timer I/O control register A_1 (TIORA_1)
- Timer I/O control register C_1 (TIORC_1)
- Timer status register_1 (TSR_1)
- Timer interrupt enable register_1 (TIER_1)
- PWM mode output level control register_1 (POCR_1)
- Timer counter_1 (TCNT_1)
- General register A_1 (GRA_1)
- General register B_1 (GRB_1)

1	STR1	0	R/W	Channel 1 Counter Start 0: TCNT_1 halts counting 1: TCNT_1 starts counting
0	STR0	0	R/W	Channel 0 Counter Start 0: TCNT_0 halts counting 1: TCNT_0 starts counting

6	BFC1	0	R/W	Buffer Operation C1 0: GRC_1 operates normally 1: GRA_1 and GRD_1 are used together for buffer operation
5	BFD0	0	R/W	Buffer Operation D0 0: GRD_0 operates normally 1: GRB_0 and GRD_0 are used together for buffer operation
4	BFC0	0	R/W	Buffer Operation C0 0: GRC_0 operates normally 1: GRA_0 and GRC_0 are used together for buffer operation
3 to 1	—	All 1	—	Reserved These bits are always read as 1 and cannot be written
0	SYNC	0	R/W	Timer Synchronization 0: TCNT_1 and TCNT_0 operate as a different timer 1: TCNT_1 and TCNT_0 are synchronized TCNT_1 and TCNT_0 can be pre-set or cleared synchronously

5	PWMC1	0	R/W	1: FTIOD1 operates in PWM mode PWM Mode C1 0: FTIOC1 operates normally 1: FTIOC1 operates in PWM mode
4	PWMB1	0	R/W	PWM Mode B1 0: FTIOB1 operates normally 1: FTIOB1 operates in PWM mode
3	—	1	—	Reserved This bit is always read as 1, and cannot be modified
2	PWMD0	0	R/W	PWM Mode D0 0: FTIOD0 operates normally 1: FTIOD0 operates in PWM mode
1	PWMC0	0	R/W	PWM Mode C0 0: FTIOC0 operates normally 1: FTIOC0 operates in PWM mode
0	PWMB0	0	R/W	PWM Mode B0 0: FTIOB0 operates normally 1: FTIOB0 operates in PWM mode

				1: External clock input is enabled
5	ADEG	0	R/W	A/D Trigger Edge Select A/D module should be set to start an A/D conversion at the external trigger 0: A/D trigger at the crest in complementary PWM mode 1: A/D trigger at the trough in complementary PWM mode
4	ADTRG	0	R/W	External Trigger Disable 0: A/D trigger for PWM cycles is disabled in complementary PWM mode 1: A/D trigger for PWM cycles is enabled in complementary PWM mode
3	OLS1	0	R/W	Output Level Select 1 Selects the counter-phase output levels in reset synchronous PWM mode or complementary PWM mode 0: Initial output is high and the active level is low. 1: Initial output is low and the active level is high.
2	OLS0	0	R/W	Output Level Select 0 Selects the normal-phase output levels in reset synchronous PWM mode or complementary PWM mode 0: Initial output is high and the active level is low. 1: Initial output is low and the active level is high. Figure 12.4 shows an example of outputs in reset synchronous PWM mode and complementary PWM mode when OLS1 = 0 and OLS0 = 0.

the crest)

Note: When reset synchronous PWM mode or complementary PWM mode is selected by bits, this setting has the priority to the setting of the counter phase. Stop TCNT_0 and TCNT_1 before making settings for reset synchronous PWM mode or complementary PWM mode.




Figure 12.4 Example of Outputs in Reset Synchronous PWM Mode and Complementary PWM Mode

				1: FTIOD1 pin output is disabled regardless of TFCR, and TIORC_1 settings (FTIOD1 pin is as an I/O port).
6	EC1	1	R/W	Master Enable C1 0: FTIOC1 pin output is enabled according to TFCR, and TIORC_1 settings 1: FTIOC1 pin output is disabled regardless of TFCR, and TIORC_1 settings (FTIOC1 pin is as an I/O port).
5	EB1	1	R/W	Master Enable B1 0: FTIOB1 pin output is enabled according to TFCR, and TIORA_1 settings 1: FTIOB1 pin output is disabled regardless of TFCR, and TIORA_1 settings (FTIOB1 pin is as an I/O port).
4	EA1	1	R/W	Master Enable A1 0: FTIOA1 pin output is enabled according to TFCR, and TIORA_1 settings 1: FTIOA1 pin output is disabled regardless of TFCR, and TIORA_1 settings (FTIOA1 pin is as an I/O port).
3	ED0	1	R/W	Master Enable D0 0: FTIOD0 pin output is enabled according to TFCR, and TIORC_0 settings 1: FTIOD0 pin output is disabled regardless of TFCR, and TIORC_0 settings (FTIOD0 pin is as an I/O port).

1: FTIOB0 pin output is disabled regardless of the TFCR, and TIORA_0 settings (FTIOB0 pin is as an I/O port).

0	EA0	1	R/W	Master Enable A0 0: FTIOA0 pin output is enabled according to the TFCR, and TIORA_0 settings 1: FTIOA0 pin output is disabled regardless of the TFCR, and TIORA_0 settings (FTIOA0 pin is as an I/O port).
---	-----	---	-----	--

12.3.6 Timer Output Control Register (TOCR)

TOCR selects the initial outputs before the first occurrence of a compare match. Note that OLS1 and OLS0 in TFCR set these initial outputs in reset synchronous PWM mode and complementary PWM mode.

Bit	Bit Name	Initial Value	R/W	Description
7	TOD1	0	R/W	Output Level Select D1 0: 0 output at the FTIOD1 pin* 1: 1 output at the FTIOD1 pin*
6	TOC1	0	R/W	Output Level Select C1 0: 0 output at the FTIOC1 pin* 1: 1 output at the FTIOC1 pin*
5	TOB1	0	R/W	Output Level Select B1 0: 0 output at the FTIOB1 pin* 1: 1 output at the FTIOB1 pin*

				1: 1 output at the FTIOC0 pin*
1	TOB0	0	R/W	Output Level Select B0 0: 0 output at the FTIOB0 pin* 1: 1 output at the FTIOB0 pin*
0	TOA0	0	R/W	Output Level Select A0 0: 0 output at the FTIOA0 pin* 1: 1 output at the FTIOA0 pin*

Note: * The change of the setting is immediately reflected in the output value.

12.3.7 Timer Counter (TCNT)

The timer Z has two TCNT counters (TCNT_0 and TCNT_1), one for each channel. The counters are 16-bit readable/writable registers that increment/decrement according to input clocks. Input clocks can be selected by bits TPSC2 to TPSC0 in TCR. TCNT0 and TCNT 1 increment/decrement in complementary PWM mode, while they only increment in other modes.

The TCNT counters are initialized to H'0000 by compare matches with corresponding GRC, or GRD, or input captures to GRA, GRB, GRC, or GRD (counter clearing function). When the TCNT counters overflow, an OVF flag in TSR for the corresponding channel is set to 1. When TCNT_1 underflows, an UDF flag in TSR is set to 1. The TCNT counters cannot be accessed as 8-bit units; they must always be accessed as a 16-bit unit. TCNT is initialized to H'0000.

external signals. At this point, IMFA to IMFD flags in the corresponding TSR are set to 1. Detection edges for input capture signals can be selected by TIORA and TIORC.

When PWM mode, complementary PWM mode, or reset synchronous PWM mode is selected, values in TIORA and TIORC are ignored. Upon reset, the GR registers are set as output compare registers (no output) and initialized to H'FFFF. The GR registers cannot be accessed in 8-bit mode; they must always be accessed as a 16-bit unit.

capture
 010: Clears TCNT by GRB compare match/input capture*¹
 011: Synchronization clear; Clears TCNT in syn with counter clearing of the other channel'
 000: Disables TCNT clearing
 001: Clears TCNT by GRC compare match/input capture*¹
 010: Clears TCNT by GRD compare match/input capture*¹
 011: Synchronization clear; Clears TCNT in syn with counter clearing of the other channel'

4	CKEG1	0	R/W	Clock Edge 1 and 0
3	CKEG0	0	R/W	00: Count at rising edge 01: Count at falling edge 1X: Count at both edges
2	TPSC2	0	R/W	Time Prescaler 2 to 0
1	TPSC1	0	R/W	000: Internal clock: count by ϕ
0	TPSC0	0	R/W	001: Internal clock: count by $\phi/2$ 010: Internal clock: count by $\phi/4$ 011: Internal clock: count by $\phi/8$ 1XX: External clock: count by FTIOA0 (TCLK) p

Notes: 1. When GR functions as an output compare register, TCNT is cleared by compare match.
 When GR functions as input capture, TCNT is cleared by input capture.
 2. Synchronous operation is set by TMDR.
 3. X: Don't care

Bit	Bit Name	Value	R/W	Description
7	—	1	—	Reserved This bit is always read as 1.
6	IOB2	0	R/W	I/O Control B2 to B0
5	IOB1	0	R/W	GRB is an output compare register:
4	IOB0	0	R/W	000: Disables pin output by compare match 001: 0 output by GRB compare match 010: 1 output by GRB compare match 011: Toggle output by GRB compare match GRB is an input capture register: 100: Input capture to GRB at the rising edge 101: Input capture to GRB at the falling edge 11X: Input capture to GRB at both rising and falling
3	—	1	—	Reserved This bit is always read as 1.

101: Input capture to GRA at the falling edge
 11X: Input capture to GRA at both rising and falling edges

[Legend]

X: Don't care

TIORC: TIORC selects whether GRC or GRD is used as an output compare register or input capture register. When an output compare register is selected, the output setting is selected. When an input capture register is selected, an input edge of an input capture signal is selected. TIORC also selects the function of FTIOC or FTIOD pin.

Bit	Bit Name	Initial Value	R/W	Description
7	—	1	—	Reserved This bit is always read as 1.
6	IOD2	0	R/W	I/O Control D2 to D0
5	IOD1	0	R/W	GRD is an output compare register:
4	IOD0	0	R/W	000: Disables pin output by compare match 001: 0 output by GRD compare match 010: 1 output by GRD compare match 011: Toggle output by GRD compare match GRD is an input capture register: 100: Input capture to GRD at the rising edge 101: Input capture to GRD at the falling edge 11X: Input capture to GRD at both rising and falling edges
3	—	1	—	Reserved This bit is always read as 1.

[Legend]
X: Don't care

12.3.11 Timer Status Register (TSR)

TSR indicates generation of an overflow/underflow of TCNT and a compare match/input of GRA, GRB, GRC, and GRD. These flags are interrupt sources. If an interrupt is enabled, corresponding bit in TIER, TSR requests an interrupt for the CPU. Timer Z has two TSR, one for each channel.

Bit	Bit Name	Initial Value	R/W	Description
7, 6	—	All 1	—	Reserved These bits are always read as 1.
5	UDF*	0	R/W	Underflow Flag [Setting condition] - When TCNT_1 underflows [Clearing condition] - When 0 is written to UDF after reading UDF = 1
4	OVF	0	R/W	Overflow Flag [Setting condition] - When the TCNT value underflows [Clearing condition] - When 0 is written to OVF after reading OVF = 1

2	IMFC	0	R/W	- When 0 is written to IMFD after reading IMF Input Capture/Compare Match Flag C [Setting conditions] - When TCNT = GRC and GRC is functioning compare register - When TCNT value is transferred to GRC by capture signal and GRC is functioning as in capture register [Clearing condition] - When 0 is written to IMFC after reading IMF
1	IMFB	0	R/W	Input Capture/Compare Match Flag B [Setting conditions] - When TCNT = GRB and GRB is functioning compare register - When TCNT value is transferred to GRB by capture signal and GRB is functioning as in capture register [Clearing condition] - When 0 is written to IMFB after reading IMF

- When 0 is written to IMFA after reading IMFA

Note: Bit 5 is not the UDF flag in TSR_0. It is a reserved bit. It is always read as 1.

12.3.12 Timer Interrupt Enable Register (TIER)

TIER enables or disables interrupt requests for overflow or GR compare match/input capture. Timer Z has two TIER registers, one for each channel.

Bit	Bit Name	Initial Value	R/W	Description
7 to 5	—	All 1	—	Reserved These bits are always read as 1.
4	OVIE	0	R/W	Overflow Interrupt Enable 0: Interrupt requests (OVI) by OVF or UDF flag are disabled 1: Interrupt requests (OVI) by OVF or UDF flag are enabled
3	IMIED	0	R/W	Input Capture/Compare Match Interrupt Enable I 0: Interrupt requests (IMID) by IMFD flag are disabled 1: Interrupt requests (IMID) by IMFD flag are enabled
2	IMIEC	0	R/W	Input Capture/Compare Match Interrupt Enable C 0: Interrupt requests (IMIC) by IMFC flag are disabled 1: Interrupt requests (IMIC) by IMFC flag are enabled
1	IMIEB	0	R/W	Input Capture/Compare Match Interrupt Enable B 0: Interrupt requests (IMIB) by IMFB flag are disabled 1: Interrupt requests (IMIB) by IMFB flag are enabled

Bit	Bit Name	Initial value	R/W	Description
7 to 3	—	All 1	—	Reserved These bits are always read as 1.
2	POLD	0	R/W	PWM Mode Output Level Control D 0: The output level of FTIOD is low-active 1: The output level of FTIOD is high-active
1	POLC	0	R/W	PWM Mode Output Level Control C 0: The output level of FTIOC is low-active 1: The output level of FTIOC is high-active
0	POLB	0	R/W	PWM Mode Output Level Control B 0: The output level of FTIOB is low-active 1: The output level of FTIOB is high-active




Figure 12.5 Accessing Operation of 16-Bit Register (between CPU and TCNT (16-bit Register))

8-Bit Register: Registers other than TCNT and GR are 8-bit registers that are connected with the CPU in an 8-bit width. Figure 12.6 shows an example of accessing the 8-bit register.




Figure 12.6 Accessing Operation of 8-Bit Register (between CPU and TSTR (8-bit Register))




Figure 12.7 Example of Counter Operation Setting Procedure




Figure 12.8 Free-Running Counter Operation

When compare match is selected as the TCNT clearing source, the TCNT counter for the channel performs periodic count operation. The GR registers for setting the period are designated as output compare registers, and counter clearing by compare match is selected by means of CCLR1 and CCLR0 in TCR. After the settings have been made, TCNT starts an increment operation as a periodic counter when the corresponding bit in TSTR is set to 1. When the counter value matches the value in GR, the IMFA, IMFB, IMFC, or IMFD flag in TSR is set to 1. After the TCNT is cleared to H'0000.

If the value of the corresponding IMIEA, IMIEB, IMIEC, or IMIED bit in TIER is 1 at the time the timer Z requests an interrupt. After a compare match, TCNT starts an increment operation again from H'0000.




Figure 12.9 Periodic Counter Operation

TCNT Count Timing:

- Internal clock operation

A system clock (ϕ) or three types of clocks ($\phi/2$, $\phi/4$, or $\phi/8$) that divides the system be selected by bits TPSC2 to TPSC0 in TCR.

Figure 12.10 illustrates this timing.




Figure 12.10 Count Timing at Internal Clock Operation




Figure 12.11 Count Timing at External Clock Operation (Both Edges Detect)




Figure 12.12 Example of Setting Procedure for Waveform Output by Compare




Figure 12.13 Example of 0 Output/1 Output Operation




Figure 12.14 Example of Toggle Output Operation




Figure 12.15 Output Compare Timing




Figure 12.16 Example of Input Capture Operation Setting Procedure




Figure 12.17 Example of Input Capture Operation




Figure 12.18 Input Capture Signal Timing




Figure 12.19 Example of Synchronous Operation Setting Procedure




Figure 12.20 Example of Synchronous Operation

Figure 12.21 shows an example of the PWM mode setting procedure.

Table 12.3 Initial Output Level of FTIOB0 Pin

TOB0	POLB	Initial Output Level
0	0	1
0	1	0
1	0	0
1	1	1




Figure 12.21 Example of PWM Mode Setting Procedure




Figure 12.22 Example of PWM Mode Operation (1)




Figure 12.23 Example of PWM Mode Operation (2)

Figures 12.24 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 0) and 12.25 (when TOB, TOC, and TOD = 0, POLB, POLC, and POLD = 1) show examples of the output waveforms with duty cycles of 0% and 100% in PWM mode.





Figure 12.24 Example of PWM Mode Operation (3)





Figure 12.25 Example of PWM Mode Operation (4)

Channel	Pin Name	I/O	Pin Function
0	FTIOC0	Output	Toggle output in synchronous with PWM cycle
0	FTIOB0	Output	PWM output 1
0	FTIOD0	Output	PWM output 1 (counter-phase waveform of PWM)
1	FTIOA1	Output	PWM output 2
1	FTIOC1	Output	PWM output 2 (counter-phase waveform of PWM)
1	FTIOB1	Output	PWM output 3
1	FTIOD1	Output	PWM output 3 (counter-phase waveform of PWM)

Table 12.5 Register Settings in Reset Synchronous PWM Mode

Register	Description
TCNT_0	Initial setting of H'0000
TCNT_1	Not used (independently operates)
GRA_0	Sets counter cycle of TCNT_0
GRB_0	Set a changing point of the PWM waveform output from pins FTIOB0 and FTIOD0.
GRA_1	Set a changing point of the PWM waveform output from pins FTIOA1 and FTIOC1.
GRB_1	Set a changing point of the PWM waveform output from pins FTIOB1 and FTIOD1.




Figure 12.26 Example of Reset Synchronous PWM Mode Setting Procedure




Figure 12.27 Example of Reset Synchronous PWM Mode Operation (OLS0 = OL)




Figure 12.28 Example of Reset Synchronous PWM Mode Operation (OLS0 = 0)

In reset synchronous PWM mode, TCNT_0 and TCNT_1 perform increment and independent operations, respectively. However, GRA_1 and GRB_1 are separated from TCNT_1. When a compare match occurs between TCNT_0 and GRA_0, a counter is cleared and an increment operation is restarted from H'0000.

The PWM pin outputs 0 or 1 whenever a compare match between GRB_0, GRA_1, GRB_1, or TCNT_0 or counter clearing occur.


For details on operations when reset synchronous PWM mode and buffer operation are simultaneously set, refer to section 12.4.8, Buffer Operation.

Table 12.6 Output Pins in Complementary PWM Mode

Channel	Pin Name	I/O	Pin Function
0	FTIOC0	Output	Toggle output in synchronous with PWM cycle
0	FTIOB0	Output	PWM output 1
0	FTIOD0	Output	PWM output 1 (counter-phase waveform non-overlap with PWM output 1)
1	FTIOA1	Output	PWM output 2
1	FTIOC1	Output	PWM output 2 (counter-phase waveform non-overlap with PWM output 2)
1	FTIOB1	Output	PWM output 3
1	FTIOD1	Output	PWM output 3 (counter-phase waveform non-overlap with PWM output 3)

GRB_1

Set a changing point of the PWM waveform output from pins FTIOB1 and
FTIOD1.



Note: To re-enter complementary PWM mode, first, enter a mode other than the complementary PWM mode. After that, repeat the setting procedures from step [1].
 For settings of waveform outputs with a duty cycle of 0% and 100%, see Examples of Complementary PWM Mode Operation and Setting GR Value in Complementary PWM Mode in section 12.4.7, Complementary PWM Mode.

Figure 12.29 Example of Complementary PWM Mode Setting Procedure




Figure 12.30 Canceling Procedure of Complementary PWM Mode






Figure 12.31 Example of Complementary PWM Mode Operation (1)

cycle waveform output, see Setting GR Value in Complementary PWM Mode: C, O
waveform with a duty cycle of 0% and 100% in section 12.4.7, Complementary PW




(a) When duty is 0%



(b) When duty is 100%

Figure 12.32 (1) Example of Complementary PWM Mode Operation (TPSC2 = TPSC1 = TPSC0 = 0) (2)



**Figure 12.32 (2) Example of Complementary PWM Mode Operation
(Other than TPSC2 = TPSC1 = TPSC0) (3)**




Figure 12.33 Timing of Overshooting




Figure 12.34 Timing of Undershooting

1. Initial value
 - When other than $TPSC2 = TPSC1 = TPSC0 = 0$, the GRA_0 value must be equal to $H'FFFC$ or less. When $TPSC2 = TPSC1 = TPSC0 = 0$, the GRA_0 value can be set to $H'FFFF$ or less.
 - $H'0000$ to $T - 1$ (T : Initial value of $TCNT0$) must not be set for the initial value.
 - $GRA_0 - (T - 1)$ or more must not be set for the initial value.
 - When using buffer operation, the same values must be set in the buffer registers and the corresponding general registers.
2. Modifying the setting value
 - Writing to GR directly must be performed while the $TCNT_1$ and $TCNT_0$ values satisfy the following expression: $H'0000 \leq TCNT_1 < \text{previous GR value}$, and $\text{previous GR value} < TCNT_0 \leq GRA_0$. Otherwise, a waveform is not output correctly. For outputting a waveform with a duty cycle of 0% and 100%, see 3., Outputting a waveform with a duty cycle of 0% and 100%.
 - Do not write the following values to GR directly. When writing the values, a waveform is not output correctly.
 - $H'0000 \leq GR \leq T - 1$ and $GRA_0 - (T - 1) \leq GR < GRA_0$ when $TPSC2 = TPSC1 = TPSC0 = 0$
 - $H'0000 < GR \leq T - 1$ and $GRA_0 - (T - 1) \leq GR < GRA_0 + 1$ when $TPSC2 = TPSC1 = TPSC0 \neq 0$
 - Do not change settings of GRA_0 during operation.
3. Outputting a waveform with a duty cycle of 0% and 100%
 - A. When buffer operation is not used and $TPSC2 = TPSC1 = TPSC0 = 0$.
 - Write $H'0000$ or a value equal to or more than the GRA_0 value to GR directly. The output timing is shown below.
 - To output a 0%-duty cycle waveform, write a value equal to or more than the GRA_0 value while $H'0000 \leq TCNT_1 < \text{previous GR value}$.

- Write H'0000 or a value equal to or more than the GRA_0 value to the buffer register.
- To output a 0%-duty cycle waveform, write a value equal to or more than the GRA_0 value to the buffer register.
 - To output a 100%-duty cycle waveform, write H'0000 to the buffer register.
- For details on buffer operation, see section 12.4.8, Buffer Operation.

C. When buffer operation is not used and other than TPSC2 = TPSC1 = TPSC0 = 0.
Write a value which satisfies $\text{GRA}_0 + 1 < \text{GR} < \text{H'FFFF}$ to GR directly at the time shown below.

- To output a 0%-duty cycle waveform, write the value while $\text{H'0000} < \text{TCNT_previous GR value}$
- To output a 100%-duty cycle waveform, write the value while $\text{previous GR value} < \text{TCNT_0} \leq \text{GRA}_0$.

To change duty cycles while a waveform with a duty cycle of 0% and 100% is being output, the following procedure must be followed.

- To change duty cycles while a 0%-duty cycle waveform is being output, write a value while $\text{H'0000} \leq \text{TCNT}_1 < \text{previous GR value}$.
- To change duty cycles while a 100%-duty cycle waveform is being output, write a value while $\text{previous GR value} < \text{TCNT}_0 \leq \text{GRA}_0$.

Note that changing from a 0%-duty cycle waveform to a 100%-duty cycle waveform and vice versa is not possible.

D. Buffer operation is used and other than TPSC2 = TPSC1 = TPSC0 = 0

Write a value which satisfies $\text{GRA}_0 + 1 < \text{GR} < \text{H'FFFF}$ to the buffer register. A waveform with a duty cycle of 0% can be output. However, a waveform with a duty cycle of 100% cannot be output using the buffer operation. Also, the buffer operation cannot be used to change duty cycles while a waveform with a duty cycle of 100% is being output. For details on buffer operation, see section 12.4.8, Buffer Operation.

When GR is Output Compare Register: When a compare match occurs, the value in the general register of the corresponding channel is transferred to the general register.

This operation is illustrated in figure 12.35.




Figure 12.35 Compare Match Buffer Operation

When GR is Input Capture Register: When an input capture occurs, the value in TCNT is transferred to the general register and the value previously stored in the general register is transferred to the buffer register.

This operation is illustrated in figure 12.36.




Figure 12.36 Input Capture Buffer Operation




Figure 12.37 Example of Buffer Operation Setting Procedure

The timing to transfer data is shown in figure 12.39.




Figure 12.38 Example of Buffer Operation (1)
(Buffer Operation for Output Compare Register)





Figure 12.39 Example of Compare Match Timing for Buffer Operation

Figure 12.40 shows an operation example in which GRA has been designated as an input register, and buffer operation has been designated for GRA and GRC.

Counter clearing by input capture B has been set for TCNT, and falling edges have been set as the FIOCB pin input capture input edge. And both rising and falling edges have been set as the FIOCA pin input capture input edge.

As buffer operation has been set, when the TCNT value is stored in GRA upon the occurrence of input capture A, the value previously stored in GRA is simultaneously transferred to GRC. The transfer timing is shown in figure 12.41.



**Figure 12.40 Example of Buffer Operation (2)
(Buffer Operation for Input Capture Register)**




Figure 12.41 Input Capture Timing of Buffer Operation




Figure 12.42 Buffer Operation (3)
(Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1)




Figure 12.43 Buffer Operation (4)
(Buffer Operation in Complementary PWM Mode CMD1 = CMD0 = 1)




Figure 12.44 Example of Output Disable Timing of Timer Z by Writing to T




Figure 12.45 Example of Output Disable Timing of Timer Z by External Trig

Output Inverse Timing by TFCR: The output level can be inverted by inverting the OLS0 bits in TFCR in reset synchronous PWM mode or complementary PWM mode. Figure 12.46 shows the timing.




Figure 12.46 Example of Output Inverse Timing of Timer Z by Writing to TFCR




Figure 12.47 Example of Output Inverse Timing of Timer Z by Writing to P

matching (timing to update the counter value when the GR and TCNT match). Therefore, the TCNT and GR matches, the compare match signal will not be generated until the TCNT clock is generated. Figure 12.48 shows the timing to set the IMF flag.




Figure 12.48 IMF Flag Set Timing when Compare Match Occurs




Figure 12.49 IMF Flag Set Timing at Input Capture

Overflow Flag (OVF) Set Timing: The overflow flag is set to 1 when the TCNT overflows. Figure 12.50 shows the timing.




Figure 12.50 OVF Flag Set Timing




Figure 12.51 Status Flag Clearing Timing




Figure 12.52 Contention between TCNT Write and Clear Operations




Figure 12.53 Contention between TCNT Write and Increment Operations




Figure 12.54 Contention between GR Write and Compare Match




Figure 12.55 Contention between TCNT Write and Overflow




Figure 12.56 Contention between GR Read and Input Capture




Figure 12.57 Contention between Count Clearing and Increment Operation by Input Capture




Figure 12.58 Contention between GR Write and Input Capture

Notes on Setting Reset Synchronous PWM Mode/Complementary PWM Mode: When CMD1 and CMD0 in TFCR are set, note the following:

1. Write bits CMD1 and CMD0 while TCNT_1 and TCNT_0 are halted.
2. Changing the settings of reset synchronous PWM mode to complementary PWM mode or vice versa is disabled. Set reset synchronous PWM mode or complementary PWM mode to normal operation (bits CMD1 and CMD0 are cleared to 0) has been set.

Note on Writing to the TOA0 to TOD0 Bits and the TOA1 to TOD1 Bits in TOCR:

The TOA0 to TOD0 bits and the TOA1 to TOD1 bits in TOCR decide the value of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 output, which is output until the first compare match occurs. Once a compare match occurs and the compare match changes the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pin output and the values read from the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pin output and the values read from the TOA0 to TOD0 and TOA1 to TOD1 bits may differ. Moreover, when the writing to TOCR occurs at the same timing as the generation of the compare match A0 to D0 and A1 to D1 occur at the same timing, the writing to TOCR has the priority. Thus, output change due to the compare match is not reflected to FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins. Therefore, when bit manipulation instructions are used to write to TOCR, the values of the FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 pins may result in an unexpected result. When TOCR is to be written to while compare match is operating, stop the counter once before accessing to TOCR, read the port 6 state to reflect the values of FTIOA0 to FTIOD0 and FTIOA1 to FTIOD1 output, to TOA0 to TOD0 and TOA1 to TOD1, and then restart the counter. Figure 12.59 shows an example when the compare match and the bit manipulation instruction to TOCR occur at the same timing.




Figure 12.59 When Compare Match and Bit Manipulation Instruction to TOCR the Same Timing




Figure 13.1 Block Diagram of Watchdog Timer

13.1 Features

- Selectable from nine counter input clocks.
 Eight internal clock sources ($\phi/64$, $\phi/128$, $\phi/256$, $\phi/512$, $\phi/1024$, $\phi/2048$, $\phi/4096$, and or the internal oscillator (WDT and SBT) can be selected as the timer-counter clock. When the internal oscillator is selected, it can operate as the watchdog timer in any operating mode.
- Reset signal generated on counter overflow
 An overflow period of 1 to 256 times the selected clock can be set.

[Legend]
 WDT: Watchdog timer
 SBT: Subtimer

TCSRWD performs the TCSRWD and TCWD write control. TCSRWD also controls the watchdog timer operation and indicates the operating state. TCSRWD must be rewritten by the MOV instruction. The bit manipulation instruction cannot be used to change the setting.

Bit	Bit Name	Initial Value	R/W	Description
7	B6WI	1	R/W	Bit 6 Write Inhibit The TCWE bit can be written only when the write value of the B6WI bit is 0. This bit is always read as 1.
6	TCWE	0	R/W	Timer Counter WD Write Enable TCWD can be written when the TCWE bit is set to 1. When writing data to this bit, the value for bit 7 must be 0.
5	B4WI	1	R/W	Bit 4 Write Inhibit The TCSRWE bit can be written only when the write value of the B4WI bit is 0. This bit is always read as 1.
4	TCSRWE	0	R/W	Timer Control/Status Register WD Write Enable The WDON and WRST bits can be written when the TCSRWE bit is set to 1. When writing data to this bit, the value for bit 5 must be 0.
3	B2WI	1	R/W	Bit 2 Write Inhibit This bit can be written to the WDON bit only when the write value of the B2WI bit is 0. This bit is always read as 1.

- When 0 is written to the WDON bit while writing the B2WI when the TCSRWE bit = 1

1	B0WI	1	R/W	Bit 0 Write Inhibit This bit can be written to the WRST bit only when the write value of the B0WI bit is 0. This bit is always 1.
0	WRST	0	R/W	Watchdog Timer Reset [Setting condition] When TCWD overflows and an internal reset signal is generated [Clearing conditions] • Reset by $\overline{\text{RES}}$ pin • When 0 is written to the WRST bit while writing the B0WI bit when the TCSRWE bit=1

Bit	Bit Name	Value	R/W	Description
7	CKS7	1	R/W	Clock Select 7 Selects the subtimer internal oscillator. CKS7 CKS3 0 1 : SBT internal oscillator X 0 : WDT internal oscillator 1 1 : WDT internal oscillator
6 to 4	—	All 1	—	Reserved These bits are always read as 1.
3	CKS3	1	R/W	Clock Select 3 to 0
2	CKS2	1	R/W	Select the clock to be input to TCWD.
1	CKS1	1	R/W	1000: Internal clock: counts on $\phi/64$
0	CKS0	1	R/W	1001: Internal clock: counts on $\phi/128$ 1010: Internal clock: counts on $\phi/256$ 1011: Internal clock: counts on $\phi/512$ 1100: Internal clock: counts on $\phi/1024$ 1101: Internal clock: counts on $\phi/2048$ 1110: Internal clock: counts on $\phi/4096$ 1111: Internal clock: counts on $\phi/8192$ 0XXX: WDT internal oscillator For the internal oscillator overflow periods, see s 22, Electrical Characteristics.

[Legend]

X: Don't care.




Figure 13.2 Watchdog Timer Operation Example

Table 14.1 shows the SCI3 channel configuration and figure 14.1 shows a block diagram of SCI3. Since pin functions are identical for each of the two channels (SCI3 and SCI3_2*), explanations are not given in this section.

- Notes: 1. Only one channel is available in the H8/36037 Group.
2. The H8/36037 Group does not have the SCI3_2.

14.1 Features

- Choice of asynchronous or clocked synchronous serial communication mode
- Full-duplex communication capability
The transmitter and receiver are mutually independent, enabling transmission and reception to be executed simultaneously.
Double-buffering is used in both the transmitter and the receiver, enabling continuous transmission and continuous reception of serial data.
- On-chip baud rate generator allows any bit rate to be selected
- External clock or on-chip baud rate generator can be selected as a transfer clock source
- Six interrupt sources
Transmit-end, transmit-data-empty, receive-data-full, overrun error, framing error, and parity error.

Asynchronous mode

- Data length: 7 or 8 bits
- Stop bit length: 1 or 2 bits
- Parity: Even, odd, or none
- Receive error detection: Parity, overrun, and framing errors

		RXD TXD	BRR	H'FFA9
			SCR3	H'FFAA
			TDR	H'FFAB
			SSR	H'FFAC
			RDR	H'FFAD
			RSR	—
			TSR	—
Channel 2* ²	SCI3_2	SCK3_2 RXD_2 TXD_2	SMR_2	H'F740
			BRR_2	H'F741
			SCR3_2	H'F742
			TDR_2	H'F743
			SSR_2	H'F744
			RDR_2	H'F745
			RSR_2	—
			TSR_2	—

Notes: 1. Channel 1 is used in on-board programming mode by boot mode.
2. The H8/36037 Group does not have the channel 2.




Figure 14.1 Block Diagram of SCI3

14.3 Register Descriptions

The SCI3 has the following registers for each channel.

- Receive shift register (RSR)
- Receive data register (RDR)
- Transmit shift register (TSR)
- Transmit data register (TDR)
- Serial mode register (SMR)
- Serial control register 3 (SCR3)
- Serial status register (SSR)
- Bit rate register (BRR)

receive-enabled. As RSR and RDR function as a double buffer in this way, continuous receive operations are possible. After confirming that the RDRF bit in SSR is set to 1, read RDR once. RDR cannot be written to by the CPU. RDR is initialized to H'00.

14.3.3 Transmit Shift Register (TSR)

TSR is a shift register that transmits serial data. To perform serial data transmission, the SCI3 transfers transmit data from TDR to TSR automatically, then sends the data that starts from the LSB to the TXD pin. TSR cannot be directly accessed by the CPU.

14.3.4 Transmit Data Register (TDR)

TDR is an 8-bit register that stores data for transmission. When the SCI3 detects that TSR is empty, it transfers the transmit data written in TDR to TSR and starts transmission. The buffered structure of TDR and TSR enables continuous serial transmission. If the next transmit data has already been written to TDR during transmission of one-frame data, the SCI3 transfers the written data to TSR to continue transmission. To achieve reliable serial transmission, write transmit data to TDR only once after confirming that the TDRE bit in SSR is set to 1. TDR is initialized to H'FF.

6	CHR	0	R/W	Character Length (enabled only in asynchronous mode) 0: Selects 8 bits as the data length. 1: Selects 7 bits as the data length.
5	PE	0	R/W	Parity Enable (enabled only in asynchronous mode) When this bit is set to 1, the parity bit is added to the data before transmission, and the parity bit is checked during reception.
4	PM	0	R/W	Parity Mode (enabled only when the PE bit is 1 in asynchronous mode) 0: Selects even parity. 1: Selects odd parity.
3	STOP	0	R/W	Stop Bit Length (enabled only in asynchronous mode) Selects the stop bit length in transmission. 0: 1 stop bit 1: 2 stop bits For reception, only the first stop bit is checked, regardless of the value in the bit. If the second stop bit is 0, it is treated as the start bit of the next transmit character.
2	MP	0	R/W	Multiprocessor Mode When this bit is set to 1, the multiprocessor communication function is enabled. The PE bit and PM bit settings are invalid in multiprocessor mode. In asynchronous mode, clear this bit to 0.

14.3.6 Serial Control Register 3 (SCR3)

SCR3 is a register that enables or disables SCI3 transfer operations and interrupt requests. It is also used to select the transfer clock source. For details on interrupt requests, refer to section 14.3.9, Interrupts.

Bit	Bit Name	Initial Value	R/W	Description
7	TIE	0	R/W	Transmit Interrupt Enable When this bit is set to 1, the TXI interrupt request is enabled.
6	RIE	0	R/W	Receive Interrupt Enable When this bit is set to 1, RXI and ERI interrupt requests are enabled.
5	TE	0	R/W	Transmit Enable When this bit is set to 1, transmission is enabled.
4	RE	0	R/W	Receive Enable When this bit is set to 1, reception is enabled.

				When this bit is set to 1, TEI interrupt request is
1	CKE1	0	R/W	Clock Enable 0 and 1
0	CKE0	0	R/W	Selects the clock source. - Asynchronous mode 00: On-chip baud rate generator 01: On-chip baud rate generator - Outputs a clock of the same frequency as the SCK3 pin. 10: External clock - Inputs a clock with a frequency 14 times the SCK3 pin. 11: Reserved - Clocked synchronous mode 00: On-chip clock (SCK3 pin functions as clock) 01: Reserved 10: External clock (SCK3 pin functions as clock) 11: Reserved

- When the TE bit in SCR3 is 0
 - When data is transferred from TDR to TSR
- [Clearing conditions]
- When 0 is written to TDRE after reading TDRE
 - When the transmit data is written to TDR

6	RDRF	0	R/W	Receive Data Register Full Indicates that the received data is stored in RDR [Setting condition] • When serial reception ends normally and received data is transferred from RSR to RDR [Clearing conditions] • When 0 is written to RDRF after reading RDRF • When data is read from RDR
5	OER	0	R/W	Overrun Error [Setting condition] • When an overrun error occurs in reception [Clearing condition] • When 0 is written to OER after reading OER
4	FER	0	R/W	Framing Error [Setting condition] • When a framing error occurs in reception [Clearing condition] • When 0 is written to FER after reading FER

- When TDRE = 1 at transmission of the last b
frame serial transmit character

[Clearing conditions]

- When 0 is written to TDRE after reading TDR
- When the transmit data is written to TDR

1	MPBR	0	R	Multiprocessor Bit Receive MPBR stores the multiprocessor bit in the receive character data. When the RE bit in SCR3 is cleared, its state is retained.
0	MPBT	0	R/W	Multiprocessor Bit Transfer MPBT stores the multiprocessor bit to be added to transmit character data.

[Asynchronous Mode]

$$N = \frac{\phi}{64 \times 2^{2n-1} \times B} \times 10^6 - 1$$

$$\text{Error (\%)} = \left\{ \frac{\phi \times 10^6}{(N + 1) \times B \times 64 \times 2^{2n-1}} - 1 \right\} \times 100$$

[Clocked Synchronous Mode]

$$N = \frac{\phi}{8 \times 2^{2n-1} \times B} \times 10^6 - 1$$

[Legend]

B: Bit rate (bit/s)

N: BRR setting for baud rate generator ($0 \leq N \leq 255$)

ϕ : Operating frequency (MHz)

n: CSK1 and CSK0 settings in SMR ($0 \leq n \leq 3$)

1200	0	51	0.14	0	54	-0.70	0	63	0.00	0	77
2400	0	25	0.14	0	26	1.14	0	31	0.00	0	38
4800	0	12	0.14	0	13	-2.48	0	15	0.00	0	19
9600	0	6	-6.99	0	6	-2.48	0	7	0.00	0	9
19200	0	2	8.51	0	2	13.78	0	3	0.00	0	4
31250	0	1	0.00	0	1	4.86	0	1	22.88	0	2
38400	0	1	-18.62	0	1	-14.67	0	1	0.00	—	—

2400	0	47	0.00	0	31	0.14	0	63	0.00	0	64
4800	0	23	0.00	0	25	0.14	0	31	0.00	0	32
9600	0	11	0.00	0	12	0.14	0	15	0.00	0	15
19200	0	5	0.00	0	6	-6.99	0	7	0.00	0	7
31250	—	—	—	0	3	0.00	0	4	-1.70	0	4
38400	0	2	0.00	0	2	8.51	0	3	0.00	0	3

[Legend]

—: A setting is available but error occurs.

1200	0	155	0.14	0	159	0.00	0	191
2400	0	77	0.14	0	79	0.00	0	95
4800	0	38	0.14	0	39	0.00	0	47
9600	0	19	-2.34	0	19	0.00	0	23
19200	0	9	-2.34	0	9	0.00	0	11
31250	0	5	0.00	0	5	2.40	0	6
38400	0	4	-2.34	0	4	0.00	0	5

2400	0	103	0.14	0	127	0.00	0	129	0.14	0	13
4800	0	51	0.14	0	63	0.00	0	64	0.14	0	77
9600	0	25	0.14	0	31	0.00	0	32	-1.36	0	38
19200	0	12	0.14	0	15	0.00	0	15	1.73	0	19
31250	0	7	0.00	0	9	-1.70	0	9	0.00	0	11
38400	0	6	-6.99	0	7	0.00	0	7	1.73	0	9

[Legend]

—: A setting is available but error occurs.

1200	1	79	0.00	1	90	0.14	1	95	0.00	1	103
2400	0	159	0.00	0	181	0.14	0	191	0.00	0	207
4800	0	79	0.00	0	90	0.14	0	95	0.00	0	103
9600	0	39	0.00	0	45	-0.93	0	47	0.00	0	51
19200	0	19	0.00	0	22	-0.93	0	23	0.00	0	25
31250	0	11	2.40	0	13	0.00	0	14	-1.70	0	15
38400	0	9	0.00	—	—	—	0	11	0.00	0	12

2400	0	233	0.14	1	64	0.14
4800	0	114	0.14	0	129	0.14
9600	0	58	−0.96	0	64	0.14
19200	0	28	1.02	0	32	−1.36
31250	0	17	0.00	0	19	0.00
38400	0	14	−2.34	0	15	1.73

[Legend]

—: A setting is available but error occurs.

Table 14.4 Maximum Bit Rate for Each Frequency (Asynchronous Mode)

ϕ (MHz)	Maximum Bit Rate (bit/s)	n	N	ϕ (MHz)	Maximum Bit Rate (bit/s)	n
2	62500	0	0	8	250000	0
2.097152	65536	0	0	9.8304	307200	0
2.4576	76800	0	0	10	312500	0
3	93750	0	0	12	375000	0
3.6864	115200	0	0	12.288	384000	0
4	125000	0	0	14	437500	0
4.9152	153600	0	0	14.7456	460800	0
5	156250	0	0	14	500000	0
6	187500	0	0	17.2032	537600	0
6.144	192000	0	0	18	562500	0
7.3728	230400	0	0	20	625000	0

2.5k	0	199	1	99	1	199	1	249	2
5k	0	99	0	199	1	99	1	124	1
10k	0	49	0	99	0	199	0	249	1
25k	0	19	0	39	0	79	0	99	0
50k	0	9	0	19	0	39	0	49	0
100k	0	4	0	9	0	19	0	24	0
250k	0	1	0	3	0	7	0	9	0
500k	0	0*	0	1	0	3	0	4	0
1M			0	0*	0	1	—	—	0
2M					0	0*	—	—	0
2.5M							0	0*	—
4M									0

[Legend]

Blank: No setting is available.

—: A setting is available but error occurs.

*: Continuous transfer is not possible.

2.5k	2	112	2	124
5k	1	224	1	249
10k	1	112	1	124
25k	0	179	0	199
50k	0	89	0	99
100k	0	44	0	49
250k	0	17	0	19
500k	0	8	0	9
1M	0	4	0	4
2M	—	—	—	—
2.5M	—	—	0	1
4M	—	—	—	—

[Legend]

Blank: No setting is available.

—: A setting is available but error occurs.

*: Continuous transfer is not possible.




Figure 14.2 Data Format in Asynchronous Communication

14.4.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external clock at the SCK3 pin can be selected as the SCI3's serial clock, according to the setting of the CKPOL bit in the SMR and the CKE0 and CKE1 bits in SCR3. When an external clock is input at the SCK3 pin, the clock frequency should be 14 times the bit rate used.

When the SCI3 is operated on an internal clock, the clock can be output from the SCK3 pin. The frequency of the clock output in this case is equal to the bit rate, and the phase is such that the rising edge of the clock is in the middle of the transmit data, as shown in figure 14.3.




Figure 14.3 Relationship between Output Clock and Transfer Data Phase (Asynchronous Mode) (Example with 8-Bit Data, Parity, Two Stop Bits)




Figure 14.4 Sample SCI3 Initialization Flowchart

3. The SCI3 checks the TDRE flag at the timing for sending the stop bit.
4. If the TDRE flag is 0, the data is transferred from TDR to TSR, the stop bit is sent, and serial transmission of the next frame is started.
5. If the TDRE flag is 1, the TEND flag in SSR is set to 1, the stop bit is sent, and then the “idle state” is entered, in which 1 is output. If the TEIE bit in SCR3 is set to 1 at this time, an interrupt request is generated.
6. Figure 14.6 shows a sample flowchart for transmission in asynchronous mode.




Figure 14.5 Example of SCI3 Transmission in Asynchronous Mode (8-Bit Data, Parity, One Stop Bit)





Figure 14.6 Sample Serial Transmission Data Flowchart (Asynchronous Mode)


3. If a parity error is detected, the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
4. If a framing error is detected (when the stop bit is 0), the FER bit in SSR is set to 1 and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an ERI interrupt request is generated.
5. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated. Continuous reception is possible because the RXI interrupt routine reads the data transferred to RDR before reception of the next receive data has been completed.



**Figure 14.7 Example of SCI3 Reception in Asynchronous Mode
(8-Bit Data, Parity, One Stop Bit)**

0	0	1	0	Transferred to RDR	Framing error
0	0	0	1	Transferred to RDR	Parity error
1	1	1	0	Lost	Overrun error + framing error
1	1	0	1	Lost	Overrun error + parity error
0	0	1	1	Transferred to RDR	Framing error + parity error
1	1	1	1	Lost	Overrun error + framing error + parity error

Note: * The RDRF flag retains the state it had before data reception.



the error. After performing the appropriate error processing, ensure that the OER, PER, and FER flags are all cleared to 0. Reception cannot be resumed if any of these flags are 1. In the case of a framing error break can be detected by reading the value of the input port corresponding to the RxD pin.

Figure 14.8 Sample Serial Reception Data Flowchart (Asynchronous Mode)




Figure 14.8 Sample Serial Reception Data Flowchart (Asynchronous Mode)

duplex communication through the use of a common clock. Both the transmitter and the receiver also have a double-buffered structure, so data can be read or written during transmission or reception, enabling continuous data transfer.




Figure 14.9 Data Format in Clocked Synchronous Communication

14.5.1 Clock

Either an internal clock generated by the on-chip baud rate generator or an external synchronization clock input at the SCK3 pin can be selected, according to the setting of the SCK3 bit in SMR and CKE0 and CKE1 bits in SCR3. When the SCI3 is operated on an internal clock, the synchronization clock is output from the SCK3 pin. Eight synchronization clock pulses are output in the transfer of one character, and when no transfer is performed the clock is fixed at a high level.

14.5.2 SCI3 Initialization

Before transmitting and receiving data, the SCI3 should be initialized as described in a software initialization flowchart in figure 14.4.

The SCI3 checks the TDRE flag at the timing for sending the MSB (bit 7). If the TDRE flag is cleared to 0, data is transferred from TDR to TSR, and serial transmission of the next frame is started.

If the TDRE flag is set to 1, the TEND flag in SSR is set to 1, and the TDRE flag marks the output state of the last bit. If the TEIE bit in SCR3 is set to 1 at this time, a TEI interrupt request is generated.

The SCK3 pin is fixed high at the end of transmission.

The diagram illustrates the timing relationship between the serial data transfer and the TDRE/TEND flags. The serial data is transferred in frames of 8 bits. The TDRE flag is set when the TXI interrupt request is generated. The TEND flag is set when the TEI interrupt is generated. The diagram shows that the TDRE flag is cleared to 0 when the TXI interrupt request is generated, and the TEI interrupt is generated when the TEND flag is set.

Rev. 4.00 Mar. 15, 2006 Page 10 of 10

RENESAS

BEJ09




Figure 14.11 Sample Serial Transmission Flowchart (Clocked Synchronous M

time, an ERI interrupt request is generated, receive data is not transferred to RDR, and the RDRF flag remains to be set to 1.

4. If reception is completed successfully, the RDRF bit in SSR is set to 1, and receive data is transferred to RDR. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt request is generated.




Figure 14.12 Example of SCI3 Reception in Clocked Synchronous Mode

Reception cannot be resumed while a receive error flag is set to 1. Accordingly, clear the FER, PER, and RDRF bits to 0 before resuming reception. Figure 14.13 shows a sample chart for serial data reception.





Figure 14.13 Sample Serial Reception Flowchart (Clocked Synchronous Mode)



reading the RDRF flag, reading the RDR. Also, before the MSB (bit 7) of the current frame is transmitted, read from the TDRE flag to confirm that writing is possible. Then write data to TDR. When data is written to TDR, the TDRE flag is automatically cleared to 0. When data is read from RDR, the RDRF flag is automatically cleared to 0.

[4] If an overrun error occurs, read the OER flag in SSR, and after performing the appropriate error processing, clear the OER flag to 0. Transmission/reception cannot be resumed if the OER flag is set to 1. For overrun error processing, see figure 14.13.

Figure 14.14 Sample Flowchart of Simultaneous Serial Transmit and Receive Operation (Clocked Synchronous Mode)

cycle is a data transmission cycle. Figure 14.13 shows an example of inter-processor communication using the multiprocessor format. The transmitting station first sends the ID of the receiving station with which it wants to perform serial communication as data with a 0 multiprocessor bit added. It then sends transmit data as data with a 0 multiprocessor bit. When data with a 1 multiprocessor bit is received, the receiving station compares that data with its own ID. The station whose ID matches then receives the data sent next. Stations whose ID does not match continue to skip data until data with a 1 multiprocessor bit is again received.

The SCI3 uses the MPIE bit in SCR3 to implement this function. When the MPIE bit is set to 1, the transfer of receive data from RSR to RDR, error flag detection, and setting the SSR status flags RDRF, FER, and OER, to 1, are inhibited until data with a 1 multiprocessor bit is received. Upon reception of a receive character with a 1 multiprocessor bit, the MPBR bit in SSR is set to 1. When the MPIE bit is automatically cleared, thus normal reception is resumed. If the RIE bit in SCR3 is set to 1 at this time, an RXI interrupt is generated.

When the multiprocessor format is selected, the parity bit setting is rendered invalid. All other settings are the same as those in normal asynchronous mode. The clock used for multiprocessor communication is the same as that in normal asynchronous mode.

Figure 14.15 Example of Inter-Processor Communication Using Multiprocessor I²C
(Transmission of Data H'AA to Receiving Station A)

14.6.1 Multiprocessor Serial Data Transmission

Figure 14.14 shows a sample flowchart for multiprocessor serial data transmission. For an address transmission cycle, set the MPBT bit in SSR to 1 before transmission. For a data transmission cycle, clear the MPBT bit in SSR to 0 before transmission. All other SCI3 operations are the same as those in asynchronous mode.




Figure 14.16 Sample Multiprocessor Serial Transmission Flowchart

14.6.2 Multiprocessor Serial Data Reception

Figure 14.17 shows a sample flowchart for multiprocessor serial data reception. If the MSCR3 is set to 1, data is skipped until data with a 1 multiprocessor bit is sent. On receiving data with a 1 multiprocessor bit, the receive data is transferred to RDR. An RXI interrupt request is generated. The receive data is transferred to RDR. An RXI interrupt request is generated. The receive data is transferred to RDR. An RXI interrupt request is generated.




Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (1)




Figure 14.17 Sample Multiprocessor Serial Reception Flowchart (2)

Transmission End	TEI	Setting TEND in SSR
Receive Error	ERI	Setting OER, FER, and PER in SSR

The initial value of the TDRE flag in SSR is 1. Thus, when the TIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TXI interrupt request is generated even if the transmit data is not ready. The initial value of the TEND flag in SSR is 1. Thus, when the TEIE bit in SCR3 is set to 1 before transferring the transmit data to TDR, a TEI interrupt request is generated even if the transmit data has not been sent. It is possible to make use of the most of these interrupt requests efficiently by transferring the transmit data to TDR in the interrupt routine. To avoid the generation of these interrupt requests (TXI and TEI), set the enable bits (TIE and TEIE) in SCR3 to 0. correspond to these interrupt requests to 1, after transferring the transmit data to TDR.

When TE is 0, the TXD pin is used as an I/O port whose direction (input or output) and level are determined by PCR and PDR. This can be used to set the TXD pin to mark state (high level) to send a break during serial data transmission. To maintain the communication line at mark state until TE is set to 1, set both PCR and PDR to 1. As TE is cleared to 0 at this point, the TXD pin becomes an I/O port, and 1 is output from the TXD pin. To send a break during serial data transmission, first set PCR to 1 and clear PDR to 0, and then clear TE to 0. When TE is cleared to 0, the transmitter is initialized regardless of the current transmission state, the TXD pin becomes an I/O port, and 0 is output from the TXD pin.

14.8.3 Receive Error Flags and Transmit Operations (Clocked Synchronous Mode)

Transmission cannot be started when a receive error flag (OER, PER, or FER) is set to 1, and the TDRE flag is cleared to 0. Be sure to clear the receive error flags to 0 before starting transmission. Note also that receive error flags cannot be cleared to 0 even if the RE bit is cleared to 0.

[Legend]

N: Ratio of bit rate to clock (N = 14)

D: Clock duty (D = 0.5 to 1.0)

L: Frame length (L = 9 to 12)

F: Absolute value of clock rate deviation

Assuming values of F (absolute value of clock rate deviation) = 0 and D (clock duty) = 0.5, using formula (1), the reception margin can be given by the formula.

$$M = \{0.5 - 1/(2 \times 14)\} \times 100 [\%] = 46.875\%$$

However, this is only the computed value, and a margin of 20% to 30% should be allowed in system design.




Figure 14.19 Receive Data Sampling Timing in Asynchronous Mode

Communication systems: NRZ (Non-Return to Zero) system (with bit-stuffing function)

Broadcast communication system

Transmission path: Bidirectional 2-wire serial communication

Communication speed: Max. 1 Mbps

Data length: 0 to 8 bytes

- Data buffers

Four (one receive-only buffer and three buffers settable for transmission/reception)

- Data transmission

Mailbox (buffer) number order (high-to-low)

- Data reception

Message identifier match

Reception with message identifier masked

Supports four buffers for the filter mask

- CPU interrupt sources

Various error interrupts

Reset/Halt mode processing interrupt

Message reception interrupt

Message transmission interrupt

- TinyCAN operating modes

Software reset

Normal status (error-active, error-passive)

Bus off state

Configuration mode

Halt mode

Module standby mode




Figure 15.1 TinyCAN Block Diagram

Name	Abbreviation	I/O	Function
TinyCAN transmit data pin	HTXD	Output	CAN bus transmi
TinyCAN receive data pin	HRXD	Input	CAN bus recepti

15.3 Register Descriptions

The TinyCAN has the following registers.

- Test control register (TCR)
- Master control register (MCR)
- TinyCAN module control register (TCMR)
- General status register (GSR)
- Bit configuration registers 0, 1 (BCR0, BCR1)
- Mailbox configuration register (MBCR)
- Transmit pending register (TXPR)
- Transmit pending cancel register (TXCR)
- Transmit acknowledge register (TXACK)
- Abort acknowledge register (ABACK)
- Data frame receive complete register (RXPR)
- Remote request register (RFPR)
- Unread message status register (UMSR)
- TinyCAN interrupt registers 0, 1 (TCIRR0, TCIRR1)
- Mailbox interrupt mask register (MBIMR)
- TinyCAN interrupt mask registers 0, 1 (TCIMR0, TCIMR1)
- Transmit error counter (TEC)
- Receive error counter (REC)

Bit	Bit Name	Initial Value	R/W	Description
7	TSTMD	0	R/W	Test Mode Enables or disables the test mode. 0: TinyCAN in normal mode 1: TinyCAN in test mode
6	WREC	0	R/W	CAN Error Counters Write Enable Enables or disables write to TEC and REC. 0: TEC and REC can only be read 1: The same value can be written to CAN Error Counter (TEC and REC) simultaneously (enabled only in test mode)
5	FERPS	0	R/W	Force to Error Passive Mode Enables to force to the error-passive state. 0: CAN Error Counter is determined by TEC/REC value 1: TinyCAN behaves as the error-passive state regardless of the TEC/REC value (enabled only in test mode)
4	ATAACK	0	R/W	Auto-Acknowledge Enables generation of an auto-acknowledge bit to execute the self-test. 0: Does not to generate its auto-acknowledge bit 1: Generates its auto-acknowledge bit (enabled only in test mode)

- 0: Input from the CAN bus to the HRXD pin is disabled (enabled only in test mode)
- 1: Input from the CAN bus to the HRXD pin is disabled (enabled only in test mode)
- When INTLE = 0, the HRXD pin always holds recessive data.
 - When INTLE = 1, data is input from the internal HRXD to the HRXD pin.

1	DTXOT	0	R/W	HTXD Pin Output Enable Enables or disables the HTXD pin to output the CAN bus data. 0: Output from the HTXD pin to the CAN bus is disabled (enabled only in test mode) 1: Output from the HTXD pin to the CAN bus is enabled (enabled only in test mode) • When INTLE = 0, the HTXD pin always outputs recessive data to the CAN bus. • When INTLE = 1, the internal HTXD outputs data to the internal HRXD.
0	INTLE	0	R/W	Internal Loop Enable Enables or disables connection between the internal HTXD and internal HRXD. 0: Internal HRXD is supplied from the HRXD pin. 1: Internal HRXD is supplied from the internal HTXD (enabled only in test mode)

bus. Communication with the CAN bus can be re-
by clearing this bit to 0 and then receiving 11 rec-
bits.

0: TinyCAN in normal mode

1: Halt mode is requested

0	RSTRQ	1	R/W	Reset Request Controls a software reset of the TinyCAN. After a has been requested and the initial state is entered the RESET bit in GSR and the RHI bit in TCIRRH to 1. When this bit is cleared to 0, communication CAN bus is resumed. After powering on, this bit RESET bit are always set to 1. 0: TinyCAN in normal mode 1: Software reset of TinyCAN is requested
---	-------	---	-----	---

the values of the TinyCAN registers are preserved

0: TinyCAN in normal mode

1: Module standby mode

6 to 2	—	All 0	—	Reserved These bits are always read as 0.
1	PMR97	0	R/W	Port Mode Register 97 Selects a function of the P97/HTXD pin. 0: P97 1: HTXD
0	PMR96	0	R/W	Port Mode Register 96 Selects a function of the P96/HRXD pin. 0: P96 1: HRXD

Indicates whether the CDLC is in the error-passive state.
This flag is always set to 1 when the CDLC is in the error-passive state or bus off state.

[Setting condition]

When $TEC \geq 128$ or $REC \geq 128$

[Clearing condition]

When the error-active state is entered

4	HALT	0	R	Halt Status Flag Indicates whether the TinyCAN is in halt mode. [Setting condition] When the CAN bus receives an intermission frame and the CAN bus is idle with the HLTRQ bit in MCR set to 1 [Clearing condition] When the HLTRQ bit is cleared to 0 and halt mode is exited
3	RESET	1	R	Reset Status Flag Indicates whether the TinyCAN is in reset mode. [Setting condition] When the TinyCAN is in the reset state [Clearing condition] When communication with the CAN bus is enabled and the reset procedure completes

1	ECWRG	0	R	Error Counter Warning Flag Indicates an error warning. [Setting condition] When $96 \leq \text{TEC} \leq 256$ or $96 \leq \text{REC} \leq 256$ [Clearing condition] When $\text{TEC} < 96$, $\text{REC} < 96$, or $\text{TEC} \geq 256$
0	BOFF	0	R	Bus Off Flag Indicates the bus off state. [Setting condition] When $\text{TEC} \geq 256$ (bus off state) [Clearing condition] When the TinyCAN recovers from the bus off state

00: 1 time quantum

01: 2 time quanta

10: 3 time quanta

11: 4 time quanta

5	BRP5	0	R/W	Baud Rate Prescaler
4	BRP4	0	R/W	These bits set the clock used for time quanta.
3	BRP3	0	R/W	000000: Setting prohibited
2	BRP2	0	R/W	000001: 2 system clocks
1	BRP1	0	R/W	: : (BRP + 1) system clocks
0	BRP0	0	R/W	111111: 64 system clocks

- BCR1

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved
				This bit is always read as 0. The write value should always be 0.

101: PHSEG2 = 6 time quanta

110: PHSEG2 = 7 time quanta

111: PHSEG2 = 8 time quanta

3	TSG13	0	R/W	Time Segment 1
2	TSG12	0	R/W	This segment is used for absorbing the delay of the output buffer, CAN bus, and input buffer. The TSG value can be set within a range of 1 to 16 time quanta. The segment comprises PRSEG and PHSEG1 according to the specifications.
1	TSG11	0	R/W	
0	TSG10	0	R/W	
				0000: Setting prohibited
				0001: Setting prohibited
				0010: Setting prohibited
				0011: PRSEG + PHSEG1 = 4 time quanta
				:
				1111: PRSEG + PHSEG1 = 16 time quanta

2	MB2	0	R/W	Mailboxes.
1	MB1	0	R/W	0: Corresponding Mailbox is configured as trans 1: Corresponding Mailbox is configured as recep
0	—	1	—	Reserved This bit is always read as 1. This bit is relevant to receive-only Mailbox, and its value cannot be ch

3	MBS	0	R/W	[Setting condition]
2	MB2	0	R/W	When the corresponding MBCR bit for a mailbox corresponding bit in TXPR is set to 1
1	MB1	0	R/W	(n = 3 to 1)
				[Clearing conditions]
				• When message transmission has completed successfully (TXACKn set) • When transmission cancellation for an untransmitted message has finished (ABACKn set) • When a transmission cancellation request has occurred during message transmission, and occurs or arbitration is lost on the CAN bus (set) • When a transmit error or arbitration loss occurs, the corresponding DART bit for a message transmitted set to 1
				If the message is not transmitted successfully, the bit is not cleared to 0. If any of these MB bits is cleared to 0, the EMPI bit in TCIRR1 is set to 1. TinyCAN automatically attempts retransmission as the DART bit in the message control of the corresponding Mailbox is not set to 1 or the corresponding bit in TXCR is not set to 1. Note: When the MBn bit in MBCR is set to 1, TinyCAN does not transmit a message. To clear the MBn bit in TXPR is set to 1. To clear the MBn bit in TXPR to 0, set the MBn bit to 1 beforehand.
0	—	0	—	Reserved
				This bit is always read as 0. This bit is relevant for receive-only Mailbox, and its value cannot be changed.

3	MB3	0	R/W	[Setting condition]
2	MB2	0	R/W	The corresponding bit of a mailbox is set to 1
1	MB1	0	R/W	[Clearing condition] When the corresponding bit in TXPR is cleared (transmit message is canceled successfully) Note: Writing 1 to these bits is enabled only when TXPR bit corresponding to Mailbox is set
0	—	0	—	Reserved This bit is always read as 0. This bit is relevant to receive-only Mailbox, and its value cannot be changed

15.3.9 Transmit Acknowledge Register (TXACK)

TXACK is a status flag that indicates the successful transmit completion of Mailbox transmit messages.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	—	Reserved These bits are always read as 0.
3	MB3	0	R/(W)*	[Setting condition]
2	MB2	0	R/(W)*	When transmission of the message in the corresponding Mailbox has completed successfully
1	MB1	0	R/(W)*	[Clearing condition] When 1 is written to these bits

transmit request cancellation is completed, the bit in ABACK corresponding to the transmit message is set to 1.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	—	Reserved These bits are always read as 0.
3	MB3	0	R/(W)*	[Setting condition]
2	MB2	0	R/(W)*	When cancellation of the transmit message in the corresponding Mailbox has completed
1	MB1	0	R/(W)*	[Clearing condition] When 1 is written to these bits
0	—	0	—	Reserved This bit is always read as 0. This bit is relevant to the receive-only Mailbox, and its value cannot be changed.

Note: * Only 1 can be written to clear the flag.

These bits are always read as 0.				
3	MB3	0	R/(W)*	[Setting condition]
2	MB2	0	R/(W)*	When the corresponding Mailbox has completed
1	MB1	0	R/(W)*	reception of a data frame
0	MB0	0	R/(W)*	[Clearing condition]
When 1 is written to these bits				

Note: * Only 1 can be written to clear the flag.

15.3.12 Remote Request Register (RFPR)

RFPR is a status flag that indicates successful reception of remote frames in the corresponding Mailboxes. When a data frame is received, the corresponding RFPR bit is not set to 1.

Bit	Bit Name	Initial Value	R/W	Description
7 to 4	—	All 0	—	Reserved
These bits are always read as 0.				
3	MB3	0	R/(W)*	[Setting condition]
2	MB2	0	R/(W)*	When the corresponding Mailbox has completed
1	MB1	0	R/(W)*	reception of a remote frame
0	MB0	0	R/(W)*	[Clearing condition]
When 1 is written to these bits				

Note: * Only 1 can be written to clear the flag.

2	MB2	0	R/(W)*	Overwritten/overrun an unread message.
1	MB1	0	R/(W)*	[Setting condition]
0	MB0	0	R/(W)*	When a new message is received before the corresponding bit in RXPR or RFPR is cleared [Clearing condition] When 1 is written to these bits

Note: * Only 1 can be written to clear the flag.

[Setting condition]
 When an overload frame is transmitted
 [Clearing condition]
 When 1 is written to this bit

6	BOFI	0	R/(W)*	Bus Off Interrupt Flag Status flag indicating the bus off state caused by or recovery from the bus off state to the error-act [Setting condition] When $TEC \geq 256$ or when 11 bits are received fo times in the bus off state [Clearing condition] When 1 is written to this bit
5	EPI	0	R/(W)*	Error Passive Interrupt Flag Status flag indicating the error-passive state cau REC or TEC. [Setting condition] When $TEC \geq 128$ or $REC \geq 128$ [Clearing condition] When 1 is written to this bit
4	ROWI	0	R/(W)*	Receive Overload Warning Interrupt Flag Status flag indicating the error warning state cau REC. [Setting condition] When $REC \geq 96$ [Clearing condition] When 1 is written to this bit

Status flag indicating that a remote frame has been received in a Mailbox.

[Setting condition]

When remote frame reception is completed, and the corresponding MBIMR bit is 0

[Clearing condition]

When all bits in RFPR are cleared to 0

1	DFRI	0	R	Data Frame Receive Message Interrupt Flag Status flag indicating that a data frame has been received in a Mailbox. [Setting condition] When message reception is completed, and the corresponding MBIMR bit is 0 [Clearing condition] When all bits in RXPR are cleared to 0
0	RHI	1	R/(W)*	Reset/Halt Interrupt Flag Status flag indicating that the TinyCAN has been reset or has entered halt mode. [Setting condition] When each processing has finished after a soft reset request (RSTRQ = 1) or a halt mode request (HMR = 1) [Clearing condition] When 1 is written to this bit

Note: * Only 1 can be written to clear the flag.

				When the falling edge of HRXD is detected in standby mode [Clearing condition] When 1 is written to this bit
3, 2	—	All 0	—	Reserved These bits are always read as 0.
1	OVRI	0	R	Unread Message Interrupt Flag Status flag indicating that a new message has been received regardless of existence of an unread message. The NMC bit in MCn0 (n = 0 to 3) will determine how to handle the newly received message: NMC = 1 selects overwrite and NMC = 0 selects overrun (ignore). [Setting condition] When a new message is received with the MBIMR bit corresponding to the receive message cleared to 0, the corresponding bit in RXPR or RFPR set to 1. [Clearing condition] When all bits in UMSR are cleared to 0
0	EMPI	0	R	Mailbox Empty Interrupt Flag Status flag indicating that the next transmit message can be written to the Mailbox. [Setting condition] When TXPR is cleared to 0 by completion of transmission or completion of transmission cancellation [Clearing condition] When TXACK and ABACK is cleared to 0

Note: * Only 1 can be written to clear the flag.

2	MB2	1	R/W	Requests.
1	MB1	1	R/W	The interrupt source in a transmit Mailbox is cleared by setting the corresponding bit in TXPR caused by transmission end or transmission cancellation. The interrupt source in a receive Mailbox is setting of the corresponding bit in RXPR or RFPR caused by reception end.
0	MB0	1	R/W	0: An interrupt request in the corresponding Mailbox is enabled 1: An interrupt request in the corresponding Mailbox is disabled

15.3.16 TinyCAN Interrupt Mask Registers 0, 1 (TCIMR0, TCIMR1)

TCIMR controls enabling or disabling of TCIRR interrupt requests. When the corresponding bit is set to 1, the interrupt request is masked. This register corresponds to TCIRR.

- TCIMR0

Bit	Bit Name	Initial Value	R/W	Description
7	OVLIM	1	R/W	Overload Frame Transmit Interrupt Mask Enables or disables an interrupt request for overload frame transmission. 0: The interrupt request for the overload frame transmission is enabled 1: The interrupt request for the overload frame transmission is disabled

4	ROWIM	1	R/W	Receive Overload Warning Interrupt Mask Enables or disables an interrupt request for a receive overload warning. 0: The interrupt request for the receive overload is enabled 1: The interrupt request for the receive overload is disabled
3	TOWIM	1	R/W	Transmit Overload Warning Interrupt Mask Enables or disables an interrupt request for a transmit overload warning. 0: The interrupt request for the transmit overload is enabled 1: The interrupt request for the transmit overload is disabled
2	RFRIM	1	R/W	Remote Frame Request Interrupt Mask Enables or disables an interrupt request for a remote frame request. 0: The interrupt request for the remote frame request is enabled 1: The interrupt request for the remote frame request is disabled
1	DFRIM	1	R/W	Data Frame Receive Message Interrupt Mask Enables or disables an interrupt request for a data frame receive message. 0: The interrupt request for the data frame receive message is enabled 1: The interrupt request for the data frame receive message is disabled

Bit	Bit Name	Value	R/W	Description
7 to 5	—	All 1	—	Reserved These bits are always read as 1.
4	WUPIM	1	R/W	Wakeup Interrupt Mask Enables or disables a wakeup interrupt request. 0: The wakeup interrupt request is enabled 1: The wakeup interrupt request is disabled
3, 2	—	All 1	—	Reserved These bits are always read as 1.
1	OVRIM	1	R/W	Unread Message Interrupt Mask Enables or disables an interrupt request for an unread message. 0: The interrupt request for the unread message is enabled 1: The interrupt request for the unread message is disabled
0	EMPIM	1	R/W	Mailbox Empty Interrupt Mask Enables or disables an interrupt request for mailbox empty. 0: The interrupt request for mailbox empty is enabled 1: The interrupt request for mailbox empty is disabled

3	TEC3	0	R/W*	request (MCR.RSTRQ = 1) or on entering the bus state.
2	TEC2	0	R/W*	TEC can be written to in test mode (TCR.TSTMD = 1 and TCR.WREC = 1). The same value can be written to REC.
1	TEC1	0	R/W*	TEC and REC. TEC should be written to in halt mode or in test mode, a CAN bus communication error message is received depending on the TEC value. Note that TEC can be written to only in test mode.
0	TEC0	0	R/W*	

Note: * TEC can be written to only in test mode (TCR.TSTMD = 1 and TCR.WREC = 1). The same value should be written to TEC and REC.

15.3.18 Receive Error Counter (REC)

REC counts the number of receive message errors on the CAN bus.

Bit	Bit Name	Initial Value	R/W	Description
7	REC7	0	R/W*	REC functions as a counter indicating the number of receive message errors on the CAN bus. The counter is stipulated in the CAN protocol. In normal operation, REC can only be read, but can only be modified in test mode.
6	REC6	0	R/W*	REC can only be read, but can only be modified in test mode.
5	REC5	0	R/W*	REC can only be read, but can only be modified in test mode.
4	REC4	0	R/W*	CDLC. REC is cleared to 0 by a reset request (MCR.RSTRQ = 1) or on entering the bus off state.
3	REC3	0	R/W*	REC can be written to in test mode (TCR.TSTMD = 1 and TCR.WREC = 1). The same value can be written to REC.
2	REC2	0	R/W*	TEC and REC. REC should be written to in halt mode or in test mode, a CAN bus communication error message is received depending on the REC value. Note that REC can be written to only in test mode.
1	REC1	0	R/W*	
0	REC0	0	R/W*	

Note: * REC can be written to only in test mode (TCR.TSTMD = 1 and TCR.WREC = 1). The same value should be written to TEC and REC.




Figure 15.2 Standard Format and Extended Format

new message, this bit selects whether to overwrite the unread message with the new message.

0: The new receive message is ignored and the unread message is saved, and the corresponding UMSR bit is set to 1 (overrun)

1: The unread message is lost by being overwritten with the new receive message, and the corresponding UMSR bit is set to 1 (overrun)

5, 4	—	—	Reserved
These bits are always read as 0.			
3 to 0	DLC3 to DLC0	R/W	Data Length Code
These bits set the transmit data length of data frames and data length requested by remote frames. The bits are stipulated in Bosch 2.0B active.			
0000: 0 bytes			
0001: 1 byte			
0010: 2 bytes			
0011: 3 bytes			
0100: 4 bytes			
0101: 5 bytes			
0110: 6 bytes			
0111: 7 bytes			
1xxx: 8 bytes			
MCn[4] (n = 0 to 3)	7 to 5	ID20 to ID18	R/W
These bits set bits 2 to 0 in the standard identifier of data frames and remote frames.			

1: Extended format				
	2	—	—	Reserved
				This bit is always read as 0.
	1, 0	ID17, ID16	R/W	These bits set bits 17 and 16 of the extended identifier and are stipulated in Bosch 2.0B active.
MCn[5] (n = 0 to 3)	7 to 0	ID28 to ID21	R/W	These bits set bits 10 to 3 of the standard identifier and are stipulated in Bosch 2.0B active.
MCn[6] (n = 0 to 3)	7 to 0	ID7 to ID0	R/W	These bits set bits 7 to 0 of the extended identifier and are stipulated in Bosch 2.0B active.
MCn[7] (n = 0 to 3)	7 to 0	ID15 to ID8	R/W	These bits set bits 15 to 8 of the extended identifier and are stipulated in Bosch 2.0B active.

LAFMLn1 (n = 0 to 3)	7 to 6	LAFMLn7 to LAFMLn0	R/W	Filter mask for bits 7 to 6 of the extended identifier. 0: Receive message is stored in RXn because the RXn message identifier bits match the message identifier bits 1: Receive message is stored in RXn register whether the RXn message identifier bits match the receive message identifier bits
LAFMLn0 (n = 0 to 3)	7 to 0	LAFMLn15 to LAFMLn8	R/W	Filter mask for bits 15 to 8 of the extended identifier. 0: Receive message is stored in RXn because the RXn message identifier bits match the message identifier bits 1: Receive message is stored in RXn register whether the RXn message identifier bits match the receive message identifier bits
LAFMHn1 (n = 0 to 3)	7 to 5	LAFMHn7 to LAFMHn5	R/W	Filter mask for bits 2 to 0 of the standard identifier. 0: Receive message is stored in RXn because the RXn message identifier bits match the message identifier bits 1: Receive message is stored in RXn register whether the RXn message identifier bits match the receive message identifier bits


LAFMHn0 (n = 0 to 3)	7 to 0	LAFMHn15 to LAFMHn8	R/W	the receive message identifier bits Filter mask for bits 10 to 3 of the standard identifier. 0: Receive message is stored in RXn because the RXn message identifier bits match the receive message identifier bits 1: Receive message is stored in RXn regardless of whether the RXn message identifier bits match the receive message identifier bits
-------------------------	--------	------------------------	-----	---

15.4.3 Message Data (MDn0 to MDn7 [n = 0 to 3])

The message data is configured as eight 8-bit registers for a single Mailbox. The transmit and receive data are stored from byte 0 in the low-to-high order. The TinyCAN has four sets of message data. The bit order on the CAN bus is from 1 to 8 bytes. Since MDn0 to MDn7 (n = 0 to 3) are in RAM, initial values are undefined after power-on. Be sure to initialize these bits by writing 0 or 1.

Mailbox 0	MD0[0]	MD0[1]	MD0[2]	MD0[3]	MD0[4]	MD0[5]	MD0[6]	MD0[7]
Mailbox 1	MD1[0]	MD1[1]	MD1[2]	MD1[3]	MD1[4]	MD1[5]	MD1[6]	MD1[7]
Mailbox 2	MD2[0]	MD2[1]	MD2[2]	MD2[3]	MD2[4]	MD2[5]	MD2[6]	MD2[7]
Mailbox 3	MD3[0]	MD3[1]	MD3[2]	MD3[3]	MD3[4]	MD3[5]	MD3[6]	MD3[7]

Figure 15.3 Message Data Configuration



- Notes:
1. The TinyCAN is reset at any time when the RSTRQ bit in MCR is set to 1.
 2. The PMR97 and PMR96 bits in TCMR should be set after Mailboxes and LAFM have been initialized. Then BCR1 and BVR0 should be set.
The TinyCAN starts communication with the CAN bus after BCR1 and BVR0 have been set.
 3. The RESET bit in GSR is a status flag that indicates CAN bus communication is possible after reset procedure. This bit is cleared to 0 when 23 clock cycles are elapsed after BCR1 have been set.
 4. The TinyCAN receives messages when MBCR and TXPR are not set.
 5. When MBCR and TXPR are set, the TinyCAN starts message transmission and carries out CAN bus arbitration. If an arbitration loss occurs, receive operation starts.

Figure 15.4 Reset Clearing Flowchart




Figure 15.5 CAN Bit Configuration

The SYNC_SEG is a segment for establishing the synchronization of nodes on the CAN. Normal bit edge changes in this segment. The PRSEG is a segment for adjusting the phase delay between networks. The PHSEG1 is a buffer segment for adjusting positive phase drift. This segment is extended when re-synchronization is established. The PHSEG2 is a buffer segment for adjusting negative phase drift. This segment is shortened when re-synchronization is established.

The range of settable values in BCR (TSG1, TSG2, BRP, and SJW) is shown in table 15.2.

Table 15.2 Settable Values in BCR

Name	Abbreviation	Min. Value	Max. Value
Time segment 1	TSG1* ¹	3* ³	15
Time segment 2	TSG2* ¹	1* ⁴	7
Baud rate prescaler	BRP	1	63
Re-Synchronization Jump width	SJW* ²	0	3

- Notes:
1. The time quanta values for the TSEG1 and TSEG2 are as follows: TSG value
 2. In the CAN specifications, the Re-Synchronization Jump Width is stipulated as $4 \geq SJW \geq 1$. The value of SJW is given by adding 1 to the setting value of the SJW0 to SJW1 in BCR.
 3. The minimum value of TSG1 is stipulated in the CAN specifications: $TSG1 > TSG2$
 4. The minimum value of TSG2 is stipulated in the CAN specifications: $TSG2 \geq SJW$

Table 15.3 Settable Values for TSG1 and TSG2 in BCR1

		TSG2					
		001	010	011	100	101	110
TSG1	0011	No	Yes	No	No	No	No
	0100	Yes	Yes	Yes	No	No	No
	0101	Yes	Yes	Yes	Yes	No	No
	0110	Yes	Yes	Yes	Yes	Yes	No
	0111	Yes	Yes	Yes	Yes	Yes	Yes
	1000	Yes	Yes	Yes	Yes	Yes	Yes
	1001	Yes	Yes	Yes	Yes	Yes	Yes
	1010	Yes	Yes	Yes	Yes	Yes	Yes
	1011	Yes	Yes	Yes	Yes	Yes	Yes
	1100	Yes	Yes	Yes	Yes	Yes	Yes
	1101	Yes	Yes	Yes	Yes	Yes	Yes
	1110	Yes	Yes	Yes	Yes	Yes	Yes
	1111	Yes	Yes	Yes	Yes	Yes	Yes

[Legend] Yes: Setting is possible
 No: Setting is prohibited

[Example]

To have a baud rate of 1 Mbps with $\phi = 16$ MHz, BRP = 1, and $(1 + \text{TSG1}) + (1 + \text{TSG2})$, this case, the settings are BCR1 = H'23 and BCR0 = H'01.




Figure 15.6 Transmission Request Flowchart

1. Write data of a transmit message to MCn0, MCn4 to MCn7, and MDn0 to MDn7 [n = 0 to 7] before clearing the MBn bit in MBCR corresponding to the Mailbox of the transmit message to 0 (initial setting).
2. Set the corresponding MBn bit in TXPR to 1 (start condition issuance). Then, the start condition is generated.
3. The internal arbitration for message 1 is determined and the transmit message is transmitted to the temporary buffer. After that, even if a transmit request cancellation is issued to the MBn bit in TXCR, message 1 is transmitted continuously. When the MBn bit in TXCR is being transmitted by the DART or MBn bit in TXCR, message 1 is transmitted continuously unless the TinyCAN detects an arbitration loss or error on the CAN bus.
4. After the seventh bit of the EOF has been transmitted (normal message transmission completed), the MBn bits in TXPR and TXCR which are corresponding Mailbox are cleared to 0 and the TXACK bit in TXCR and the EMPI bit in TCIRR1 are set to 1. At this time, the MBn bit in TXCR is always 0. Then, message transmission is completed.
5. When there is a transmit request other than for message 1, the transmit message is transferred to the temporary buffer and transmitted to the CAN bus after the arbitration for message 1 has been determined. When there is no transmit request other than for message 1, the TinyCAN performs reception.




Figure 15.7 Internal Arbitration at Transmission Caused by TXCR/TXPR S

Arbitration Lost during Message Transmission: If an arbitration loss on the CAN bus occurs, the TinyCAN halts transmission, and starts message reception. If the DART bit for the transmission-requested message is cleared to 0, on the completion of reception, the transmission-requested message is retransmitted. However, if the DART bit is set to 1, it is not transmitted. Figure 15.8 shows the timing of the arbitration loss on the CAN bus. Figure 15.9 shows the operation and operation are as follows.

1. Write data of a transmit message to MCn0, MCn4 to MCn7, and MDn0 to MDn7 [n = 0 to 7] before clearing the MBn bit in MBCR corresponding to the Mailbox of the transmit message to 0 (initial setting).
2. Set the corresponding MBn bit in TXPR to 1 (start condition issuance). Then, the start condition is generated.
3. The internal arbitration for message 1 is determined and the transmit message is transmitted from the temporary buffer. After that, even if a transmit request cancellation is issued to the TinyCAN by being transmitted by the DART or MBn bit in TXCR, message 1 is transmitted continuously until the TinyCAN detects an arbitration loss or error on the CAN bus.




Figure 15.8 Internal Arbitration at Reception Caused by CAN Bus Arbitration (MBn in TXCR = 0 and DART = 0)




Figure 15.9 Internal Arbitration at Reception Caused by CAN Bus Arbitration (MBn in TXCR = 1)




Figure 15.10 Internal Arbitration at Reception Caused by CAN Bus Arbitration (DART = 1)

CAN Bus Error: Figures 15.11 to 15.13 show timings for internal arbitration caused by CAN bus arbitration on the CAN bus. Procedure and operation are as follows.

1. Write data of a transmit message to MCn0, MCn4 to MCn7, and MDn0 to MDn7 [n = 0 to 7] before clearing the MBn bit in MBCR corresponding to the Mailbox of the transmit message. The MBn bit is set to 0 (initial setting).
2. Set the MBn bit in TXPR to 1 (start condition issuance). Then, the start condition is generated.
3. The internal arbitration for message 1 is determined and the transmit message is transferred to the temporary buffer. After that, even if a transmit request cancellation is issued to the mailbox, the message being transmitted by the DART or MBn bit in TXCR, message 1 is transmitted continuously until the message is transmitted unless the TinyCAN detects an arbitration loss or error on the CAN bus.




Figure 15.11 Internal Arbitration at Error Detection (MBn in TXCR = 0 and DA)




Figure 15.12 Internal Arbitration at Error Detection (MBn in TXCR = 1)




Figure 15.13 Internal Arbitration at Error Detection (DART = 1)




Figure 15.14 Message Reception Flowchart

the TinyCAN clears the temporary buffer and enters the idle state.

3. When the identifier has been compared at the seventh bit of the EOF or the higher bit of the message, the message is written to the receive Mailbox whose identifier matches that of the received message. The identifier, which is masked by LAFM, may be overwritten. If there is only one Mailbox whose ID and LAFM matches with those of the received message, the Mailbox with the highest number is always to receive the relevant message. Note that Mailboxes with lower numbers cannot receive that message.
4. After the message has been written to the receive Mailbox, the DFRI bit in TCIRR0 and the MBn bit in RXPR are set to 1 when the received message is a data frame, the RFRI bit in TCIRR0 and the MBn bit in RFPR are set to 1 when the received message is a remote frame, and the OVRI bit in TCIRR1 and the MBn bit in UMSR are set to 1 when an overwrite occurs.
5. When the MBn bit in RXPR or the MBn bit in RFPR is set to 1, the temporary buffer is cleared. When the TinyCAN transmits message 2, the internal arbitration is determined. When the transmit message is transferred to the temporary buffer and output to HTXD after the temporary buffer has been cleared.




Figure 15.15 Set Timing for Message Reception






Figure 15.16 RXPR/RFPR Set/Clear Timing when Overrun/Overwrite Occurs

1. Set the HLTRQ bit in MCR bit to 1.
2. Determine whether the TinyCAN is during transmission or reception, or in the bus off state and wait for recovery from transmission, reception, or bus off state.
3. The TinyCAN enters halt mode at the first bit in the intermission frame of the message and sets the RHI bit in TCIRR0 and the HALT bit in GSR to 1. Note that the TinyCAN cannot transmit or receive a message in halt mode.
4. Confirm that the RHI bit in TCIRR0 and the HALT bit in GSR are both set to 1 before changing settings of the identifier, LAFM, and the MBn bit in MBCR of the Mailbox.
5. When the HLTRQ bit in MCR is cleared to 0, the TinyCAN returns to normal operation after 11 recessive bits have been continuously received.

<Method 2: Other than halt mode (see figure 15.17)>

1. Set the MBn bit in MBIMR for the corresponding Mailbox to 1 to disable interrupts. (Note 3)
2. Determine whether the MBn bits in RXPR and RFPR are cleared to 0 to confirm that no receive messages.
3. Change the settings of the identifier, LAFM, and the MBn bit in MBCR in the Mailbox.
4. Determine whether the MBn bits in RXPR and RFPR are cleared to 0 to confirm that no message is received during reconfiguration. The function of MBIMR is not to prevent RXPR, RFPR, or the OVRI bit in TCIRR1 from being set.
5. At this time, when the MBn bit in RXPR or RFPR is set to 1, clear the relevant bit to 0 to prevent the receive message because it cannot be determined whether the message was addressed to the new Mailbox ID or the old Mailbox ID.
6. Then clear the MBn bit in MBIMR for the corresponding Mailbox to 0. The TinyCAN returns to normal operation.



Note: Processing in a shaded box requires setting by software.

Figure 15.17 Flowchart for Changing ID, MBCR, and LAFM of Receive Mailbox

4. Make this LSI enter standby mode or module standby mode. In module standby mode, the MSTTC bit in TCMR to 1. Then the TinyCAN enters module standby mode.

Making the CAN bus enter the bus idle state using this procedure will reduce power consumption of this LSI. The TinyCAN registers retain their settings in standby mode.

Transition from Standby Mode to Normal Operation: This LSI can make a transition from standby mode to normal mode with the following procedure.

1. When data on the CAN bus changes from recessive to dominant, a falling edge is detected at the HRXD pin.
2. This causes the WUPI bit in TCIRR1 to be set to 1, and generates an interrupt request.
3. After an interrupt request is issued, the TinyCAN registers resume operation with the settings before entering standby mode. Change the settings at this timing if necessary.
4. To re-enable communication with the CAN bus, clear both the WUPI bit in TCIRR1 and the HLTRQ bit in MCR to 0. After 11 recessive bits are consecutively received, communication will resume.

Note however that the first frame to be received cannot be received normally.

Transition from Module Standby Mode to Normal Operation: The TinyCAN can make a transition from module standby mode to normal mode with the following procedure.

1. When the MSTTC bit in TCMR is cleared to 0, the TinyCAN registers resume operation with the settings before entering module standby mode. Change the settings at this timing if necessary.
2. To re-enable communication with the CAN bus, clear both the HLTRQ bit in MCR to 0. After 11 recessive bits are consecutively received, communication will resume.




Figure 15.18 Flowchart for Transition between Active Mode and Standby Mode
Module Standby Mode

Unread message	OVRI	standby mode When new message is received while M corresponding to receive message is 0 RXPR or RFPR is 1
Mailbox empty	EMPI	When TXPR is cleared to 0 by completi transmission or completion of transmiss cancellation
Overload frame transmission	OVLI	When overload frame is transmitted
Bus off	BOFI	When $TEC \geq 256$ or 11 bits are received times in bus off state
Error passive	EPI	When $TEC \geq 128$ or $REC \geq 128$
Receive overload warning	ROWI	When $REC \geq 96$
Transmit overload warning	TOWI	When $TEC \geq 96$
Remote frame request	RFRI	When remote frame is received and corresponding MBIMR is 0
Receive message	DFRI	When message reception is completed corresponding MBIMR is 0
Reset/Halt	RHI	When processing is completed after sof reset request (RSTRQ) or halt mode req (HLTRQ) is issued

When TEC or REC becomes 128 after incrementing or decrementing, note that the error p
(EPI) flag issues an interrupt request. When REC or TEC becomes 96 after incrementing
decrementing, note that the receive overload warning (ROWI) flag or transmit overload w
(TOWI) flag issues an interrupt request, respectively.

1	0	0	0	1	0	1	0	(Initial Receiv mode
1	0	0	1	—	0	0	0	Extern mode
1	0	0	1	—	1	1	1	Intern mode
1	1	0	—	—	—	—	—	Count error-p
1	0	1	—	—	—	—	—	Force passiv

Normal Mode: The TinyCAN operates in normal mode.

Receive-Only Mode: This mode is used for running tests required by the ISO-11898 standard, such as baud rate detection. Counting by the error counter is disabled and the TEC and IEC is not incremented. To prevent the TinyCAN from generating an error frame, transmitting HTXD output is disabled.

External Self-Test Mode: The TinyCAN generates its own acknowledge bit. The HRXD and HTXD pins must be connected to the CAN bus.

Internal Self-Test Mode: The TinyCAN generates its own acknowledge bit. Since the HRXD is loop back to the internal Rx, the HRXD and HTXD pins need not be connected to the CAN bus or another external device.

15.8 CAN Bus Interface

A bus transceiver IC and a pull-up resistor are necessary to connect this LSI to a CAN bus. Renesas Technology HA13721 transceiver IC is recommended. If any other product is used, confirm that it is compatible with the HA13721. Figure 15.19 shows a sample connection.




Figure 15.19 High-Speed CAN Bus Interface Using HA13721

- RFPR are 0 after transition to halt mode.
5. If MCn0, MCn4 to MCn7, and MDn0 to MDn7 (n = 0 to 3) are written to by the CPU, the seventh EOF bit and intermission space at message reception, note that data of the message may be overwritten.
 6. If MCn0, MCn4 to MCn7, and MDn0 to MDn7 (n = 0 to 3) are written to by the CPU, intermission spaces during a transmit request, note that the transmit message may be overwritten.
 7. RXPR and RFPR are exclusively set or cleared during overwrite.
 8. A wakeup operation is enabled only in LSI standby mode. Note that it is disabled in module standby mode.
 9. To enter module standby mode, make a transition to halt mode beforehand. Otherwise, clearing module standby mode, communication with the CAN bus resumes with the error flag set before making a transition and an error occurs.
 10. When an error is detected during reception, the TinyCAN clears data in the temporary buffer.

- mode (including bidirectional communication mode)
- Can be operated as a master or a slave device
- Choice of seven internal clocks ($\phi/256$, $\phi/128$, $\phi/64$, $\phi/32$, $\phi/16$, $\phi/8$, $\phi/4$) and an external clock as a clock source
- Clock polarity and phase of SSCK can be selected
- Choice of data transfer direction (MSB-first or LSB-first)
- Receive error detection: overrun error
- Multimaster error detection: conflict error
- Five interrupt sources: transmit-end, transmit-data-empty, receive-data-full, overrun, conflict error

16.2 Continuous transmission and reception of serial data are enabled since both transmitter and Input/Output Pins

Table 16.1 shows the pin configuration of the SSU.

Table 16.1 Pin Configuration

Pin Name	Abbreviation	I/O	Function
SSU clock	SSCK	I/O	SSU clock input/output
SSU data input/output	SSI	I/O	SSU data input/output
SSU data input/output	SSO	I/O	SSU data input/output
SSU chip select input/output	SCS	I/O	SSU chip select input/output

- SS transmit data register (SSTD_R)
- SS shift register (SSTR_{SR})




Figure 16.1 Block Diagram of SSU

device, transfer clock is output from the SSCK pin. When the CE bit in SSSR is set, this bit is automatically set.

0: Operates as a slave device

1: Operates as a master device

6	BIDE	0	R/W	Bidirectional Mode Enable Selects whether the serial data input pin and the serial data output pin are both used or only one pin is used. For details, refer to section 16.4.3, Relationship between Data Input/Output Pin and Shift Register. When the SSSR bit in SSCRL is 0, this setting is invalid. 0: Normal mode. Communication is performed using two pins. 1: Bidirectional mode. Communication is performed using only one pin.
5	SOOS	0	R/W	Serial Data Open-Drain Output Select Selects whether the serial data output pin is CMOS output or NMOS open-drain output. The serial data output pin is changed according to the register setting. For details, refer to section 16.4.3, Relationship between Data Input/Output Pin and Shift Register. 0: CMOS output 1: NMOS open-drain output

				0: Shows serial data output level to low in reading Changes serial data output level to low in writing 1: Shows serial data output level to high in reading Changes serial data output level to high in writing
3	SOLP	1	R/W	SOL Write Protect When output level of serial data is changed, the instruction is used to set the SOL bit to 1 and clear the SOL bit to 0 or to clear the SOL bit and this bit to 0. 0: In writing, output level can be changed according to the value of the SOL bit. 1: In reading, this bit is always read as 1. In writing, cannot be modified output level.
2	SCKS	0	R/W	SSCK Pin Select Selects whether the SSCK pin functions as a port or serial clock pin. 0: Functions as a port 1: Functions as a serial clock pin
1	CSS1	0	R/W	$\overline{\text{SCS}}$ Pin Select
0	CSS0	0	R/W	Selects whether the $\overline{\text{SCS}}$ pin functions as a port, input, or $\overline{\text{SCS}}$ output. When the SSUMS bit in SSUMS is 0, the $\overline{\text{SCS}}$ pin functions as a port regardless of the setting of this bit. 00: Functions as a port 01: Functions as an $\overline{\text{SCS}}$ input 1X: Functions as an $\overline{\text{SCS}}$ output (however, functions as an $\overline{\text{SCS}}$ input before starting transfer)

[Legend]

X: Don't care.

6	SSUMS	0	R/W	SSU Mode Select Selects which combination of the serial data input and serial data output pin is used. For details, refer to section 16.4.3, Relationship between Data Input/Output Pin and Shift Register. 0: Clocked synchronous communication mode Data input: SSI pin, Data output: SSO pin 1: Four-line bus communication mode When MSS = 1 and BIDE = 0 in SSCRH: Data input: SSI pin, Data output: SSO pin When MSS = 0 and BIDE = 0 in SSCRH: Data input: SSO pin, Data output: SSI pin When BIDE = 1 in SSCRH: Data input and output: SSO pin
5	SRES	0	R/W	Software reset When this bit is set to 1, the SSU internal sequence counter is forcibly reset. Then this bit is automatically cleared. The register value in the SSU is retained.
4	SCKOS	0	R/W	SCK Pin Open-Drain Output Select Selects whether the SCK pin functions as CMOS output or NMOS open-drain output. 0: CMOS output 1: NMOS open-drain output

16.3.3 SS Mode Register (SSMR)

SSMR is a register that selects MSB-first or LSB-first, clock polarity, clock phase, and transfer clock rate.

Bit	Bit Name	Initial Value	R/W	Description
7	MLS	0	R/W	MSB-First/LSB-First Select Selects whether data transfer is performed in MSB-first or LSB-first. 0: LSB-first 1: MSB-first
6	CPOS	0	R/W	Clock Polarity Select Selects the clock polarity of SSCK. 0: Idle state = high 1: Idle state = low
5	CPHS	0	R/W	Clock Phase Select Selects the clock phase of SSCK. 0: Data change at first edge 1: Data latch at first edge
4, 3	—	All 0	—	Reserved These bits are always read as 0.

101: $\phi/8$ 110: $\phi/4$

111: Reserved

16.3.4 SS Enable Register (SSER)

SSER is a register that sets transmit enable, receive enable, and interrupt enable.

Bit	Bit Name	Initial Value	R/W	Description
7	TE	0	R/W	Transmit enable When this bit is 1, transmit operation is enabled.
6	RE	0	R/W	Receive enable When this bit is 1, receive operation is enabled.
5	RSSTP	0	R/W	Receive single stop When this bit is 1, receive operation is complete receiving one byte.
4	—	0	—	Reserved This bit is always read as 0.
3	TEIE	0	R/W	Transmit End Interrupt Enable When this bit is set to 1, a TEI interrupt request is enabled.
2	TIE	0	R/W	Transmit Interrupt Enable When this bit is set to 1, a TXI interrupt request is enabled.

SSSR is a register that sets interrupt flags.

Bit	Bit Name	Initial Value	R/W	Description
7	—	0	—	Reserved This bit is always read as 0.
6	ORER	0	R/W	Overrun Error Flag Indicates that the RDRF bit is abnormally terminated reception because an overrun error has occurred. SSRDR retains received data before the overrun error occurs and the received data after the overrun error occurs is lost. When this bit is set to 1, subsequent reception cannot be continued. When the MSS bit SSCRH is 1, this is also applied to serial transmission. [Setting condition] - When the next serial reception is completed RDRF = 1 [Clearing condition] - When 0 is written to this bit after reading 1
5, 4	—	All 0	—	Reserved These bits are always read as 0.

[Setting conditions]

- When the TE bit in SSER is 0
- When data transfer is performed from SSTDR to SSTRSR and data can be written in SSTDR

[Clearing conditions]

- When 0 is written to this bit after reading 1
- When data is written in SSTDR

1	RDRF	0	R/W	Receive Data Register Full
				[Setting condition]
				• When serial reception is completed normally and receive data is transferred from SSTRSR to SSTDR
				[Clearing conditions]
				• When 0 is written to this bit after reading 1 • When data is read from SSRDR

0	CE	0	R/W	Conflict Error Flag
				[Setting conditions]
				• When serial communication is started while SSER = 1 and MSS = 1, the $\overline{SCS}$ pin input is low • When the $\overline{SCS}$ pin level changes from low to high during transfer while SSUMS = 1 and MSS = 1
				[Clearing condition]
				• When 0 is written to this bit after reading 1

SSTDR is an 8-bit register that stores serial data for transmission. SSTDR can be read or written to by the CPU at all times. When the SSU detects that SSTRSR is empty, it transfers the transmit data written in SSTDR to SSTRSR and starts serial transmission. If the next transmit data has already been written to SSTDR during serial transmission, continuous serial transmission is possible. SSTDR is initialized to H'00.

16.3.8 SS Shift Register (SSTRSR)

SSTRSR is a shift register that transmits and receives serial data. When transmit data is transferred from SSTDR to SSTRSR, bit 0 in SSTDR is transferred to bit 0 in SSTRSR while the MLS bit in SSMR is 0 (LSB-first transfer) and bit 7 in SSTDR is transferred to bit 0 in SSTRSR while the MLS bit in SSMR is 1 (MSB-first transfer). SSTRSR cannot be directly accessed by the CPU.

16.4.2 Relationship between Clock Polarity and Phase, and Data

Relationship between clock polarity and phase, and transfer data changes according to a combination of the SSUMS bit in SSCRL and the CPOS and CPHS bits in SSMR. Figure 16-10 shows the relationship.

MSB-first transfer or LSB first transfer can be selected by the setting of the MLS bit in SSMR. When the MLS bit is 0, transfer is started from LSB to MSB. When the MLS bit is 1, transfer is started from MSB to LSB.

(3) When CPHS = 1 and SSUMS = 1:




Figure 16.2 Relationship between Clock Polarity and Phase, and Data




Figure 16.3 Relationship between Data Input/Output Pin and Shift Register

Synchronous Communication Mode				1	0	—	Out			
								1	In	Out
				1	0	1	In	—		
					1	0	—	Out		
						1	In	Out		
Four-Line Bus Communication Mode	1	0	0	0	1	—	In			
				1	0	Out	—			
				1	Out	In				
	1			0	1	In	—			
				1	0	—	Out			
				1	In	Out				
Four-Line Bus (Bidirectional) Communication Mode	1	1	0	0	1	—	In			
				1	0	—	Out			
	1			0	1	—	In			
				1	0	—	Out			

[Legend]

—: Can be used as a general I/O port.




Figure 16.4 Initialization in Clocked Synchronous Communication Mode

When the TDRE flag is 0 and one frame of data has been received, data is transferred from SSTRSR and serial transmission of the next frame is started. If the eighth bit is transmitted, the TDRE flag is 1, the TEND bit in SSSR is set to 1 and the state is retained. If the TEIE flag in SSSR is set to 1 at this time, a TEI is generated. After transmission is ended, the SSCK pin is fixed high.

While the ORER bit in SSSR is set to 1, transmission cannot be performed. Therefore, before transmission, the ORER bit is cleared to 0.

Figure 16.6 shows a sample flowchart for serial data transmission.





Figure 16.5 Example of Operation in Data Transmission



[2] Determine whether data transmission is continued.

[3] Read 1 from the TEND bit in SSSR to confirm that data transmission is completed. After the TEND bit is set to 1, clear the TEND bit and TE bit in SSER to 0 and transmit mode is ended.

Figure 16.6 Sample Serial Transmission Flowchart

When the SSU is set as a master device and reception is ended, received data is read after the RSSTP bit in SSER to 1. Then the SSU outputs eight bits of clocks and operation is stopped. After that, the RE and RSSTP bits are cleared to 0 and the last received data is read. Note that SSRDR is read while the RE bit is set to 1, received clock is output again.

When the eighth clock rises while the RDRF bit is 1, the ORER bit in SSSR is set. Then an overrun error (OEI) is generated and operation is stopped. When the ORER bit in SSSR is cleared, reception cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before reception.

Figure 16.8 shows a sample flowchart for serial data reception.




Figure 16.7 Example of Operation in Data Reception (MSS = 1)




Figure 16.8 Sample Serial Reception Flowchart (MSS = 1)




Figure 16.9 Sample Flowchart for Serial Transmit and Receive Operation

When the SSU is set as a master device, the chip select line controls output. When the SSU is set as a slave device, the chip select line controls input. When the SSU is set as a master device, the chip select line controls output of the $\overline{SCS}$ pin or controls output of a general port by setting the CSS1 bit in SSCRH to 1. When the SSU is set as a slave device, the chip select line sets the $\overline{SCS}$ pin as an input pin by setting the CSS1 and CSS0 bits in SSCRH to 01.

In four-line bus communication mode, the MLS bit in SSMR is set to 1 and transfer is performed in MSB-first order.




Figure 16.10 Initialization in Four-Line Bus Communication Mode

TDRE flag to 1 and starts transmission. If the TIE bit in SSER is set to 1 at this time, a TEI is generated.

When the TDRE flag is 0 and one frame of data has transferred, data is transferred from SSTRSR and serial transmission of the next frame is started. If the eighth bit is transmitted, the TDRE flag is 1, the TEND bit in SSSR is set to 1 and the state is retained. If the TEIE bit in SSER is set to 1 at this time, a TEI is generated. After transmission is ended, the SSCK pin is fixed high and the $\overline{\text{SCS}}$ pin goes high. When continuous transmission is performed with the $\overline{\text{SCS}}$ pin low, the next data should be written to SSTDR before transmitting the eighth bit of the next frame.

While the ORER bit in SSSR is set to 1, transmission cannot be performed. Therefore, clear the ORER bit to 0 before transmission.

The difference between this mode and clocked synchronous communication mode is as follows. When the SSU is set as a master device, the SSO pin is in the Hi-Z state if the $\overline{\text{SCS}}$ pin is in the Hi-Z state and when the SSU is set as a slave device, the SSI pin is in the Hi-Z state if the $\overline{\text{SCS}}$ pin is in the high-input state. The sample flowchart for serial data transmission is the same as that of clocked synchronous communication mode.




Figure 16.11 Example of Operation in Data Transmission (MSS = 1)

SSRDR. If the RIE bit in SSER is set to 1 at this time, an RXI is generated. If SSRDR is 1, the RDRF bit is automatically cleared to 0.

When the SSU is set as a master device and reception is ended, received data is read after the RSSTP bit in SSER to 1. Then the SSU outputs eight bits of clocks and operation is stopped. After that, the RE and RSSTP bits are cleared to 0 and the last received data is read. Note that SSRDR is read while the RE bit is set to 1, received clock is output again.

When the eighth clock rises while the RDRF bit is 1, the ORER bit in SSSR is set. Then an overrun error (OEI) is generated and operation is stopped. When the ORER bit in SSSR is 1, reception cannot be performed. Therefore confirm that the ORER bit is cleared to 0 before reception.

The set timings of the RDRF and ORER flags differ according to the CPHS setting. These are shown in figure 16.2. When the CPHS bit is set to 1, the flag is set during the frame. Therefore care should be taken at the end of reception.

The sample flowchart for serial data reception is the same as that in clocked synchronous communication mode.




Figure 16.12 Example of Operation in Data Reception (MSS = 1)




Figure 16.13 Arbitration Check Timing

Receive data full	RXI	(RIE = 1), (RDRF = 1)
Overrun error	OEI	(RIE = 1), (ORER = 1)
Conflict error	CEI	(CEIE = 1), (CE = 1)

When an interrupt condition shown in table 16.3 is 1 and the I bit in CCR is 0, the CPU starts the interrupt exception handling. Each interrupt source must be cleared during the exception handling. Note that the TDRE and TEND bits are automatically cleared by writing transmit data in SSTDR and the RDRF bit is automatically cleared by reading SSRDR. When transmit data is written in SSTDR, the TDRE bit is set again at the same time. Then if the TDRE bit is 1, an additional one byte of data may be transmitted.



Figure 16.14 Procedures when Changing Output Level of Serial Data

Oscillation frequency: 64 kHz to 850 kHz

Temperature characteristic: Source clock $\pm 10\%$ (typ.)

- Counter: two

8-bit readable/writable down counter

8-bit counter for measuring oscillation frequency of the on-chip oscillator

- CPU interrupt source

Underflow (interrupt interval: 731 μ sec to 67.4 msec)

- Subtimer clock supply operating modes:

Subactive mode

Subsleep mode

- On-chip oscillator

The on-chip oscillator supplies three kinds of clocks:

Subactive or subsleep mode (ϕ_w)

Subtimer down counter (input clock)

Watchdog timer (input clock)

- Subtimer prescaler (SBTPS)

The subtimer prescaler is a divider which controls input clocks to the counter which oscillation cycle of the on-chip oscillator and the down counter for the subtimer.




Figure 17.1 Block Diagram of Subtimer

indicates the operating state. SBTCTL is initialized to H'60.

Bit	Bit Name	Initial Value	R/W	Description
7	PCEF	0	R/W	Division Count End Flag [Setting condition] When counting starts at the first falling edge and halts at the third falling edge after the on-chip oscillator starts oscillation. [Clearing condition] When 0 is written to this bit after reading 1
6, 5	—	All 1	—	Reserved These bits are always read as 1.
4	START	0	R/W	Count Down Start Starts or halts the SBTDCNT operation. 0: SBTDCNT halts counting down. 1: SBTDCNT starts counting down.
3	OSCEB	0	R/W	On-Chip Oscillator Oscillation Enable Enables or disables the oscillation of the on-chip oscillator. 0: Oscillation of on-chip oscillator is disabled. 1: Oscillation of on-chip oscillator is enabled.

0	SBTUF	0	R/W	Underflow Interrupt Flag
				[Setting condition]
				When the SBTDCNT value underflows
				[Clearing condition]
				When 0 is written to this bit after reading 1

17.2.2 Subtimer Counter (SBTDCNT)

SBTDCNT is an 8-bit readable/writable down counter. When SBTDCNT underflows, an interrupt request is issued and the SBTUF flag in SBTCTL is set to 1. SBTDCNT is initialized to 1.

17.2.3 Ring Oscillator Prescaler Setting Register (ROPCR)

ROPCR is an 8-bit readable/writable register. When the OSCEB bit in SBTCTL is set to 1, SBTPS counts two system clock cycles from the first falling edge of the on-chip oscillator and then transfers the count value to ROPCR. After that, ROPCR configures the division ratio of subclock. ROPCR is initialized to H'FF.

2. SBTPS halts counting at the third falling edge of PSCIN, the PCEF flag in SBTCTL is set, and then the SBTPS value is transferred to ROPCR.
3. By using this count value, the division ratio of the on-chip oscillator is determined and a value is set in ROPCR.
4. SBTPS starts supplying clocks and SBTDCNT starts counting down by clearing the PCEF flag in SBTCTL to 0.




Figure 17.2 Timing for On-Chip Oscillator

Then the setting value m in ROPCR can be obtained by assigning the value k obtained by (2) to formula (3).

$$m = \frac{T_{SUB}}{t \times n} - 2 \quad (\text{Note that } m \geq 0) \quad \text{Formula (3)}$$

The cycle to be actually used as the subclock is as follows.

$$T_{CAL} = 2 (m + 2) \times T_{RO} \quad \text{Formula (4)}$$

Therefore, the rounding error between the expected value and the setting value of the subclock cycle can be obtained by the following formula.

$$\sigma = \frac{|T_{SUB} - T_{CAL}|}{T_{SUB}} \times 100 (\%) = \left| 1 - \frac{K \times t \times n}{2 \times T_{SUB}} \right| \times 100 (\%) \quad \text{Formula (5)}$$

[Legend]

t: System clock cycle

n: SBTPS count value (for two cycles)

T_{RO} : On-chip oscillator cycle (calculated value)

T_{CAL} : Subclock cycle (calculated value)

T_{SUB} : Subclock setting cycle (expected value)

k: Division ratio for oscillation cycle of on-chip oscillator and subclock setting cycle

m: ROPCR setting value

Rounding error of division ratio σ	—	+1.0 %	—
Rounding error of division ratio $\sigma + \text{count error}$	-2.0 %	—	+1.0 %

After deciding the division ratio according to formulas (1) to (3), the division ratio is configured in ROPCR. After ROPCR divides clocks of the on-chip oscillator, clocks subtimer counter, input clocks to the system, and input clocks to the watchdog timer generated.




Figure 17.3 SBTPS Setting Flowchart

operation and figure 17.5 shows the flowchart.

Clocks are supplied to the entire chip by setting the SYSCKS bit in SBTCTL to 1. When SYSCKS bit is cleared to 0, clock supply to the entire chip is disabled and only the subtimers operate.

(Example) When ϕ is 32 kHz and the underflow cycle is 100 ms:

$$\frac{32 \times 10^3}{128} \times 100 \times 10^{-3} = 25$$

Therefore, set 25 (H'19) in SBTDCNT.




Figure 17.4 Example of Subtimer Operation





Figure 17.5 Count Operation Flowchart

ROPCR must be written to in active mode with the PCEF bit in SBTCTL set to 1. Otherwise, the subtimer may operate incorrectly.

- Conversion time: at least 3.5 μ s per channel (at 20-MHz operation)
- Two operating modes
 - Single mode: Single-channel A/D conversion
 - Scan mode: Continuous A/D conversion on 1 to 4 channels
- Four data registers
 - Conversion results are held in a data register for each channel
- Sample-and-hold function
- Two conversion start methods
 - Software
 - External trigger signal
- Interrupt request
 - An A/D conversion end interrupt request (ADI) can be generated



[Legend]

ADCR : A/D control register
 ADCSR : A/D control/status register
 ADDRA : A/D data register A
 ADDR B : A/D data register B
 ADDR C : A/D data register C
 ADDR D : A/D data register D

Figure 18.1 Block Diagram of A/D Converter

Analog input pin 0	AN0	Input	Group 0 analog input
Analog input pin 1	AN1	Input	
Analog input pin 2	AN2	Input	
Analog input pin 3	AN3	Input	
Analog input pin 4	AN4	Input	Group 1 analog input
Analog input pin 5	AN5	Input	
Analog input pin 6	AN6	Input	
Analog input pin 7	AN7	Input	
A/D external trigger input pin	ADTRG	Input	External trigger input for A/D conversion

18.3.1 A/D Data Registers A to D (ADDRA to ADDR D)

There are four 16-bit read-only ADDR registers; ADDRA to ADDR D, used to store the result of the A/D conversion. The ADDR registers, which store a conversion result for each analog input channel, are shown in table 18.2.

The converted 10-bit data is stored in bits 15 to 6. The lower 6 bits are always read as 0.

The data bus width between the CPU and the A/D converter is 8 bits. The upper byte can be read directly from the CPU, however the lower byte should be read via a temporary register. The lower byte of the temporary register contents are transferred from the ADDR when the upper byte data is read. Therefore, byte access to ADDR should be done by reading the upper byte first then the lower byte. Word access is also possible. ADDR is initialized to H'0000.

Table 18.2 Analog Input Channels and Corresponding ADDR Registers

Analog Input Channel		
Group 0	Group 1	A/D Data Register to be Stored Results of A/D Conversion
AN0	AN4	ADDRA
AN1	AN5	ADDRB
AN2	AN6	ADDRC
AN3	AN7	ADDRD

selected in scan mode

[Clearing condition]

- When 0 is written after reading ADF = 1

6	ADIE	0	R/W	A/D Interrupt Enable A/D conversion end interrupt request (ADI) is enabled when ADF when this bit is set to 1
5	ADST	0	R/W	A/D Start Setting this bit to 1 starts A/D conversion. In single mode, this bit is cleared to 0 automatically when conversion of the specified channel is complete. In scan mode, conversion continues sequentially on the specified channels until this bit is cleared to 0 by software or a transition to standby mode.
4	SCAN	0	R/W	Scan Mode Selects single mode or scan mode as the A/D converter operating mode. 0: Single mode 1: Scan mode
3	CKS	0	R/W	Clock Select Selects the A/D conversions time. 0: Conversion time = 134 states (max.) 1: Conversion time = 70 states (max.) Clear the ADST bit to 0 before switching the conversion time.

18.3.3 A/D Control Register (ADCR)

ADCR enables A/D conversion started by an external trigger signal.

Bit	Bit Name	Initial Value	R/W	Description
7	TRGE	0	R/W	Trigger Enable A/D conversion is started at the falling edge and rising edge of the external trigger signal (ADTRG) when the bit is set to 1. The selection between the falling edge and rising edge of the external trigger pin (ADTRG) conforms to the bit in the interrupt edge select register 2 (IEGR2).
6 to 1	—	All 1	—	Reserved These bits are always read as 1.
0	—	0	R/W	Reserved Although this bit is readable/writable, do not set the bit to 1.

channel as follows:

1. A/D conversion is started when the ADST bit in ADCSR is set to 1, according to software or external trigger input.
2. When A/D conversion is completed, the result is transferred to the corresponding A/D data register of the channel.
3. On completion of conversion, the ADF bit in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated.
4. The ADST bit remains set to 1 during A/D conversion. When A/D conversion ends, the ADST bit is automatically cleared to 0 and the A/D converter enters the wait state.

18.4.2 Scan Mode

In scan mode, A/D conversion is performed sequentially for the analog input of the specified channels (four channels maximum) as follows:

1. When the ADST bit in ADCSR is set to 1 by software or external trigger input, A/D conversion starts on the first channel in the group (AN0 when CH2 = 0, AN4 when CH2 = 1).
2. When A/D conversion for each channel is completed, the result is sequentially transferred to the A/D data register corresponding to each channel.
3. When conversion of all the selected channels is completed, the ADF flag in ADCSR is set to 1. If the ADIE bit is set to 1 at this time, an ADI interrupt request is generated. A/D conversion then starts again on the first channel in the group.
4. The ADST bit is not automatically cleared to 0. Steps [2] and [3] are repeated as long as the ADST bit remains set to 1. When the ADST bit is cleared to 0, A/D conversion stops.

In scan mode, the values given in table 18.3 apply to the first conversion time. In the second and subsequent conversions, the conversion time is 128 states (fixed) when CKS = 0 and 66 states (fixed) when CKS = 1.




Figure 18.2 A/D Conversion Timing

A/D conversion can also be started by an external trigger input. When the TRGE bit in ADSC is set to 1, external trigger input is enabled at the $\overline{\text{ADTRG}}$ pin. A falling edge at the $\overline{\text{ADTRG}}$ pin sets the ADST bit in ADCSR to 1, starting A/D conversion. Other operations, in both single and scan modes, are the same as when the bit ADST has been set to 1 by software. Figure 18.3 shows the timing.




Figure 18.3 External Trigger Input Timing

when the digital output changes from the minimum voltage value 0000000000 to 0000000001 (see figure 18.5).

- Full-scale error

The deviation of the analog input voltage value from the ideal A/D conversion characteristic when the digital output changes from 1111111110 to 1111111111 (see figure 18.5).

- Nonlinearity error

The deviation from the ideal A/D conversion characteristic as the voltage changes from 0 to full scale. This does not include the offset error, full-scale error, or quantization error.

- Absolute accuracy

The deviation between the digital value and the analog input value. Includes offset error, full-scale error, quantization error, and nonlinearity error.




Figure 18.4 A/D Conversion Accuracy Definitions (1)




Figure 18.5 A/D Conversion Accuracy Definitions (2)

input resistance of $10\text{ k}\Omega$, and the signal source impedance is ignored. However, as a low-pass filter effect is obtained in this case, it may not be possible to follow an analog signal with a high differential coefficient (e.g., $5\text{ mV}/\mu\text{s}$ or greater) (see figure 18.6). When converting a high-frequency analog signal or converting in scan mode, a low-impedance buffer should be inserted.

18.6.2 Influences on Absolute Accuracy

Adding capacitance results in coupling with GND, and therefore noise in GND may adversely affect absolute accuracy. Be sure to make the connection to an electrically stable GND.

Care is also required to ensure that filter circuits do not interfere with digital signals or antennas on the mounting board.




Figure 18.6 Analog Input Circuit Example

power supply voltage rises again.

Even if the power supply voltage falls, the unstable state when the power supply voltage is below the guaranteed operating voltage can be removed by entering standby mode when the power supply voltage is exceeding the guaranteed operating voltage and during normal operation. Thus, system operation can be improved. If the power supply voltage falls more, the reset state is automatically entered. When the power supply voltage rises again, the reset state is held for a specified period, then a normal state is automatically entered.

Figure 19.1 is a block diagram of the power-on reset circuit and the low-voltage detection circuit.

circuit is used, or when the LVDI and LVDR circuits are both used.




Figure 19.1 Block Diagram of Power-On Reset Circuit and Low-Voltage Detection

interrupt when the power-supply voltage rises above or falls below the respective levels.

Table 19.1 shows the relationship between the LVDCR settings and select functions. LVDCR should be set according to table 19.1.

Bit	Bit Name	Initial Value	R/W	Description
7	LVDE	0*	R/W	LVD Enable 0: The low-voltage detection circuit is not used (standby mode) 1: The low-voltage detection circuit is used
6 to 4	—	All 1	—	Reserved These bits are always read as 1 and cannot be written.
3	LVDSSEL	0*	R/W	LVDR Detection Level Select 0: Reset detection voltage is 2.3 V (typ.) 1: Reset detection voltage is 3.6 V (typ.) When the falling or rising voltage detection interrupt is used, reset detection voltage of 2.3 V (typ.) should be used. When only a reset detection interrupt is used, reset detection voltage of 3.6 V (typ.) should be used.
2	LVDRE	0*	R/W	LVDR Enable 0: Disables the LVDR function 1: Enables the LVDR function
1	LVDDDE	0	R/W	Voltage-Fall-Interrupt Enable 0: Interrupt on the power-supply voltage falling below selected detection level disabled 1: Interrupt on the power-supply voltage falling below selected detection level enabled

LVDCR Settings

Select Functions

LVDE	LVDSSEL	LVDRE	LVDDE	LVDUE	Power-On Reset	LVDR	Low-Voltage- Detection Falling Interrupt	Low- Voltage- Detection Rising Interrupt
0	*	*	*	*	0	—	—	—
1	1	1	0	0	0	0	—	—
1	0	0	1	0	0	—	0	—
1	0	0	1	1	0	—	0	0
1	0	1	1	1	0	0	0	0

Note: * means invalid.

[Setting condition]

When the power-supply voltage falls below V_{int}
= 3.7 V)

[Clearing condition]

Writing 0 to this bit after reading it as 1

0	LVDUF	0*	R/W	LVD Power-Supply Voltage Rise Flag
---	-------	----	-----	------------------------------------

[Setting condition]

When the power supply voltage falls below V_{int} ,
the LVDUE bit in LVDCCR is set to 1, then rises
(U) (typ. = 4.0 V) before falling below V_{reset1} (1
V)

[Clearing condition]

Writing 0 to this bit after reading it as 1

Note: * Initialized by LVDR.

131,072 clock (ϕ) cycles. The noise canceler of approximately 500 ns is incorporated to prevent the incorrect operation of the chip by noise on the $\overline{\text{RES}}$ pin.

To achieve stable operation of this LSI, the power supply needs to rise to its full level and settle within the specified time. The maximum time required for the power supply to rise and settle after power has been supplied (t_{PWON}) is determined by the oscillation frequency (f_{OSC}) and capacitor (C_{RES}) which is connected to $\overline{\text{RES}}$ pin (C_{RES}). If t_{PWON} means the time required to reach 90 % of power supply voltage, the power supply circuit should be designed to satisfy the following formula.

$$t_{\text{PWON}} \text{ (ms)} \leq 90 \times C_{\text{RES}} \text{ (}\mu\text{F)} + 162/f_{\text{OSC}} \text{ (MHz)}$$

$$(t_{\text{PWON}} \leq 3000 \text{ ms, } C_{\text{RES}} \geq 0.22 \mu\text{F, and } f_{\text{OSC}} = 10 \text{ in 2-MHz to 10-MHz operation})$$

Note that the power supply voltage (V_{CC}) must fall below $V_{\text{por}} = 100 \text{ mV}$ and rise after $\overline{\text{RES}}$ pin is removed. To remove charge on the $\overline{\text{RES}}$ pin, it is recommended that the diode should be placed near V_{CC} . If the power supply voltage (V_{CC}) rises from the point above V_{por} , power-on reset may not occur.

Figure 19.2 Operational Timing of Power-On Reset Circuit**19.3.2 Low-Voltage Detection Circuit****LVDR (Reset by Low Voltage Detect) Circuit:**

Figure 19.3 shows the timing of the LVDR function. The LVDR enters the module-standby mode after a power-on reset is canceled. To operate the LVDR, set the LVDE bit in LVDSCR to 1 for $50\ \mu\text{s}$ (t_{LVDRON}) until the reference voltage and the low-voltage-detection power supply are stabilized by a software timer, etc., then set the LVDRE bit in LVDSCR to 1. After that, the settings of ports must be made. To cancel the low-voltage detection circuit, first the LVDE bit should be cleared to 0 and then the LVDE bit should be cleared to 0. The LVDE and LVDRE bits must not be cleared to 0 simultaneously because incorrect operation may occur.

When the power-supply voltage falls below the Vreset voltage (typ. = 2.3 V or 3.6 V), the LVDR clears the LVDRES signal to 0, and resets the prescaler S. The low-voltage detection reset signal remains in place until a power-on reset is generated. When the power-supply voltage rises above the Vreset voltage again, the prescaler S starts counting. It counts 131,072 clock (ϕ) cycles and then releases the internal reset signal. In this case, the LVDE, LVDSEL, and LVDRE bits in LVDSCR are not initialized.

Note that if the power supply voltage (V_{CC}) falls below $V_{\text{LVDRmin}} = 1.0\ \text{V}$ and then rises above this point, the low-voltage detection reset may not occur.

If the power supply voltage (V_{CC}) falls below $V_{\text{POR}} = 100\ \text{mV}$, a power-on reset occurs.




Figure 19.3 Operational Timing of LVDR Circuit

LVDI (Interrupt by Low Voltage Detect) Circuit:

Figure 19.4 shows the timing of LVDI functions. The LVDI enters the module-standby state after a power-on reset is canceled. To operate the LVDI, set the LVDE bit in LVDCR to 1, wait t_{LVDON} until the reference voltage and the low-voltage-detection power supply have stabilized by a software timer, etc., then set the LVDDE and LVDUE bits in LVDCR to 1. After the output settings of ports must be made. To cancel the low-voltage detection circuit, first the LVDDE and LVDUE bits should all be cleared to 0 and then the LVDE bit should be cleared to 0. The LVDE bit must not be cleared to 0 at the same timing as the LVDDE and LVDUE bits because incorrect operation may occur.

When the power-supply voltage falls below $V_{int}(D)$ (typ. = 3.7 V) voltage, the LVDI clears the $\overline{LVDINT}$ signal to 0 and the LVDDF bit in LVDSR is set to 1. If the LVDDE bit is 1 at this time, an IRQ0 interrupt request is simultaneously generated. In this case, the necessary data must be saved in the external EEPROM, etc, and a transition must be made to standby mode or sleep mode. Until this processing is completed, the power supply voltage must be higher than the minimum limit of the guaranteed operating voltage.

When the power-supply voltage does not fall below V_{reset1} (typ. = 2.3 V) voltage but rises above $V_{int}(U)$ (typ. = 4.0 V) voltage, the LVDI sets the $\overline{LVDINT}$ signal to 1. If the LVDUE bit is 1 at this time, an IRQ0 interrupt request is simultaneously generated.

LVDUE bits to 0. Then clear the LVDE bit to 0. The LVDE bit must not be cleared to 0 at the same timing as the LVDRE, LVDDE, and LVDUE bits because incorrect operation may occur.




Figure 19.5 Timing for Operation/Release of Low-Voltage Detection Circuit

20.1 When Using Internal Power Supply Step-Down Circuit

Connect the external power supply to the V_{CC} pin, and connect a capacitance of approximately μF between V_{CL} and V_{SS} , as shown in figure 20.1. The internal step-down circuit is made simply by adding this external circuit. In the external circuit interface, the external power voltage connected to V_{CC} and the GND potential connected to V_{SS} are the reference levels. For example, for port input/output levels, the V_{CC} level is the reference for the high level, and the V_{SS} level is that for the low level. The A/D converter analog power supply is not affected by the internal step-down circuit.




Figure 20.1 Power Supply Connection when Internal Step-Down Circuit is Used

Do not attempt to access reserved addresses.

- When the address is 16-bit wide, the address of the upper byte is given in the list.
- Registers are classified by functional modules.
- The data bus width is indicated.
- The number of access states is indicated.

2. Register bits

- Bit configurations of the registers are described in the same order as the register address.
- Reserved bits are indicated by — in the bit name column.
- When registers consist of 16 bits, bits are described from the MSB side.

3. Register states in each operating mode

- Register states are described in the same order as the register addresses.
- The register states described here are for the basic operating modes. If there is a special mode for an on-chip peripheral module, refer to the section on that on-chip peripheral module.

				H'F000 to H'F5FF	
Master control register	MCR	8	H'F600	TinyCAN	8
General status register	GSR	8	H'F601	TinyCAN	8
Bit configuration register 1	BCR1	8	H'F602	TinyCAN	8
Bit configuration register 0	BCR0	8	H'F603	TinyCAN	8
Mailbox configuration register	MBCR	8	H'F604	TinyCAN	8
TinyCAN module control register	TCMR	8	H'F605	TinyCAN	8
Transmit pending register	TXPR	8	H'F606	TinyCAN	8
Transmit pending cancel register	TXCR	8	H'F608	TinyCAN	8
Transmit acknowledge register	TXACK	8	H'F60A	TinyCAN	8
Abort acknowledge register	ABACK	8	H'F60C	TinyCAN	8
Receive complete register	RXPR	8	H'F60E	TinyCAN	8
Remote request register	RFPR	8	H'F610	TinyCAN	8
TinyCAN interrupt register 1	TCIRR1	8	H'F612	TinyCAN	8
TinyCAN interrupt register 0	TCIRR0	8	H'F613	TinyCAN	8
Mailbox interrupt mask register	MBIMR	8	H'F614	TinyCAN	8
TinyCAN interrupt mask register 1	TCIMR1	8	H'F616	TinyCAN	8
TinyCAN interrupt mask register 0	TCIMR0	8	H'F617	TinyCAN	8
Receive error counter	REC	8	H'F618	TinyCAN	8
Transmit error counter	TEC	8	H'F619	TinyCAN	8
Test control register	TCR	8	H'F61A	TinyCAN	8
Unread message status register	UMSR	8	H'F61B	TinyCAN	8
Message control 0 [0]	MC0[0]	8	H'F620	TinyCAN	8

Message control 1 [6]	MC1[6]	8	H'F62E	TinyCAN	8
Message control 1 [7]	MC1[7]	8	H'F62F	TinyCAN	8
Message control 2 [0]	MC2[0]	8	H'F630	TinyCAN	8
Message control 2 [4]	MC2[4]	8	H'F634	TinyCAN	8
Message control 2 [5]	MC2[5]	8	H'F635	TinyCAN	8
Message control 2 [6]	MC2[6]	8	H'F636	TinyCAN	8
Message control 2 [7]	MC2[7]	8	H'F637	TinyCAN	8
Message control 3 [0]	MC3[0]	8	H'F638	TinyCAN	8
Message control 3 [4]	MC3[4]	8	H'F63C	TinyCAN	8
Message control 3 [5]	MC3[5]	8	H'F63D	TinyCAN	8
Message control 3 [6]	MC3[6]	8	H'F63E	TinyCAN	8
Message control 3 [7]	MC3[7]	8	H'F63F	TinyCAN	8
Message data 0 [0]	MD0[0]	8	H'F640	TinyCAN	8
Message data 0 [1]	MD0[1]	8	H'F641	TinyCAN	8
Message data 0 [2]	MD0[2]	8	H'F642	TinyCAN	8
Message data 0 [3]	MD0[3]	8	H'F643	TinyCAN	8
Message data 0 [4]	MD0[4]	8	H'F644	TinyCAN	8
Message data 0 [5]	MD0[5]	8	H'F645	TinyCAN	8
Message data 0 [6]	MD0[6]	8	H'F646	TinyCAN	8
Message data 0 [7]	MD0[7]	8	H'F647	TinyCAN	8
Message data 1 [0]	MD1[0]	8	H'F648	TinyCAN	8
Message data 1 [1]	MD1[1]	8	H'F649	TinyCAN	8
Message data 1 [2]	MD1[2]	8	H'F64A	TinyCAN	8
Message data 1 [3]	MD1[3]	8	H'F64B	TinyCAN	8

Message data 2 [3]	MD2[3]	8	H'F653	TinyCAN	8	4
Message data 2 [4]	MD2[4]	8	H'F654	TinyCAN	8	4
Message data 2 [5]	MD2[5]	8	H'F655	TinyCAN	8	4
Message data 2 [6]	MD2[6]	8	H'F656	TinyCAN	8	4
Message data 2 [7]	MD2[7]	8	H'F657	TinyCAN	8	4
Message data 3 [0]	MD3[0]	8	H'F658	TinyCAN	8	4
Message data 3 [1]	MD3[1]	8	H'F659	TinyCAN	8	4
Message data 3 [2]	MD3[2]	8	H'F65A	TinyCAN	8	4
Message data 3 [3]	MD3[3]	8	H'F65B	TinyCAN	8	4
Message data 3 [4]	MD3[4]	8	H'F65C	TinyCAN	8	4
Message data 3 [5]	MD3[5]	8	H'F65D	TinyCAN	8	4
Message data 3 [6]	MD3[6]	8	H'F65E	TinyCAN	8	4
Message data 3 [7]	MD3[7]	8	H'F65F	TinyCAN	8	4
Local acceptance filter mask L01	LAFML01	8	H'F660	TinyCAN	8	4
Local acceptance filter mask L00	LAFML00	8	H'F661	TinyCAN	8	4
Local acceptance filter mask H01	LAFMH01	8	H'F662	TinyCAN	8	4
Local acceptance filter mask H00	LAFMH00	8	H'F663	TinyCAN	8	4
Local acceptance filter mask L11	LAFML11	8	H'F664	TinyCAN	8	4
Local acceptance filter mask L10	LAFML10	8	H'F665	TinyCAN	8	4
Local acceptance filter mask H11	LAFMH11	8	H'F666	TinyCAN	8	4
Local acceptance filter mask H10	LAFMH10	8	H'F667	TinyCAN	8	4
Local acceptance filter mask L21	LAFML21	8	H'F668	TinyCAN	8	4
Local acceptance filter mask L20	LAFML20	8	H'F669	TinyCAN	8	4

H'F69F					
SS control register H	SSCRH	8	H'F6A0	SSU	8
SS control register L	SSCRL	8	H'F6A1	SSU	8
SS mode register	SSMR	8	H'F6A2	SSU	8
SS enable register	SSER	8	H'F6A3	SSU	8
SS status register	SSSR	8	H'F6A4	SSU	8
SS receive data register	SSRDR	8	H'F6A9	SSU	8
SS transmit data register	SSTDR	8	H'F6AB	SSU	8
Subtimer control register	SBTCTL	8	H'F6B0	Subtimer	8
Subtimer counter	SBTDCNT	8	H'F6B1	Subtimer	8
Ring oscillator prescaler setting register	ROPCR	8	H'F6B2	Subtimer	8
—	—	—	H'F6B3 to H'F6FF	—	—
Timer control register_0	TCR_0	8	H'F700	Timer Z	8
Timer I/O control register A_0	TIORA_0	8	H'F701	Timer Z	8
Timer I/O control register C_0	TIORC_0	8	H'F702	Timer Z	8
Timer status register_0	TSR_0	8	H'F703	Timer Z	8
Timer interrupt enable register_0	TIER_0	8	H'F704	Timer Z	8
PWM mode output level control register_0	POCR_0	8	H'F705	Timer Z	8
Timer counter_0	TCNT_0	16	H'F706	Timer Z	16
General register A_0	GRA_0	16	H'F708	Timer Z	16
General register B_0	GRB_0	16	H'F70A	Timer Z	16

PWM mode output level control register_1	POCR_1	8	H'F715	Timer Z	8	2
Timer counter_1	TCNT_1	16	H'F716	Timer Z	16	2
General register A_1	GRA_1	16	H'F718	Timer Z	16	2
General register B_1	GRB_1	16	H'F71A	Timer Z	16	2
General register C_1	GRC_1	16	H'F71C	Timer Z	16	2
General register D_1	GRD_1	16	H'F71E	Timer Z	16	2
Timer start register	TSTR	8	H'F720	Timer Z	8	2
Timer mode register	TMDR	8	H'F721	Timer Z	8	2
Timer PWM mode register	TPMR	8	H'F722	Timer Z	8	2
Timer function control register	TFCR	8	H'F723	Timer Z	8	2
Timer output master enable register	TOER	8	H'F724	Timer Z	8	2
Timer output control register	TOCR	8	H'F725	Timer Z	8	2
—	—	—	H'F726 to H'F72F	—	—	—
Low-voltage-detection control register	LVDCR	8	H'F730	LVDC* ¹	8	2
Low-voltage-detection status register	LVDSR	8	H'F731	LVDC* ¹	8	2
—	—	—	H'F732 to H'F73F	—	—	—
Serial mode register_2	SMR_2	8	H'F740	SCI3_2* ³	8	3
Bit rate register_2	BRR_2	8	H'F741	SCI3_2* ³	8	3
Serial control register 3_2	SCR3_2	8	H'F742	SCI3_2* ³	8	3
Transmit data register_2	TDR_2	8	H'F743	SCI3_2* ³	8	3

—	—	—	H'F762 to H'FF8F	—	—
Flash memory control register 1	FLMCR1	8	H'FF90	ROM	8
Flash memory control register 2	FLMCR2	8	H'FF91	ROM	8
Flash memory power control register	FLPWCR	8	H'FF92	ROM	8
Erase block register 1	EBR1	8	H'FF93	ROM	8
—	—	—	H'FF94 to H'FF9A	—	—
Flash memory enable register	FENR	8	H'FF9B	ROM	8
—	—	—	H'FF9C to H'FF9F	—	—
Timer control register V0	TCRV0	8	H'FFA0	Timer V	8
Timer control/status register V	TCSRv	8	H'FFA1	Timer V	8
Time constant register A	TCORA	8	H'FFA2	Timer V	8
Time constant register B	TCORB	8	H'FFA3	Timer V	8
Timer counter V	TCNTV	8	H'FFA4	Timer V	8
Timer control register V1	TCRV1	8	H'FFA5	Timer V	8
—	—	—	H'FFA6, H'FFA7	—	—
Serial mode register	SMR	8	H'FFA8	SCI3	8
Bit rate register	BRR	8	H'FFA9	SCI3	8
Serial control register 3	SCR3	8	H'FFAA	SCI3	8
Transmit data register	TDR	8	H'FFAB	SCI3	8
Serial status register	SSR	8	H'FFAC	SCI3	8

A/D data register D	ADDRD	16	H'FFB6	converter	8
A/D control/status register	ADCSR	8	H'FFB8	A/D converter	8
A/D control register	ADCR	8	H'FFB9	A/D converter	8
—	—	—	H'FFBA to H'FFBF	—	—
Timer control/status register WD	TCSRWD	8	H'FFC0	WDT* ²	8
Timer counter WD	TCWD	8	H'FFC1	WDT* ²	8
Timer mode register WD	TMWD	8	H'FFC2	WDT* ²	8
—	—	—	H'FFC3 to H'FFC7	—	—
Address break control register	ABRKCR	8	H'FFC8	Address break	8
Address break status register	ABRKSR	8	H'FFC9	Address break	8
Break address register H	BARH	8	H'FFCA	Address break	8
Break address register L	BARL	8	H'FFCB	Address break	8
Break data register H	BDRH	8	H'FFCC	Address break	8
Break data register L	BDRL	8	H'FFCD	Address break	8

Port data register 2	PDR2	8	H'FFD5	I/O port	8
—	—	—	H'FFD6, H'FFD7	—	—
Port data register 5	PDR5	8	H'FFD8	I/O port	8
Port data register 6	PDR6	8	H'FFD9	I/O port	8
Port data register 7	PDR7	8	H'FFDA	I/O port	8
Port data register 8	PDR8	8	H'FFDB	I/O port	8
Port data register 9	PDR9	8	H'FFDC	I/O port	8
Port data register B	PDRB	8	H'FFDD	I/O port	8
—	—	—	H'FFDE, H'FFDF	—	—
Port mode register 1	PMR1	8	H'FFE0	I/O port	8
Port mode register 5	PMR5	8	H'FFE1	I/O port	8
Port mode register 3	PMR3	8	H'FFE2	I/O port	8
—	—	—	H'FFE3	—	—
Port control register 1	PCR1	8	H'FFE4	I/O port	8
Port control register 2	PCR2	8	H'FFE5	I/O port	8
—	—	—	H'FFE6, H'FFE7	—	—
Port control register 5	PCR5	8	H'FFE8	I/O port	8
Port control register 6	PCR6	8	H'FFE9	I/O port	8
Port control register 7	PCR7	8	H'FFEA	I/O port	8
Port control register 8	PCR8	8	H'FFEB	I/O port	8
Port control register 9	PCR9	8	H'FFEC	I/O port	8

Interrupt enable register 1	IENR1	8	H'FFF4	Interrupt	8
Interrupt enable register 2	IENR2	8	H'FFF5	Interrupt	8
Interrupt flag register 1	IRR1	8	H'FFF6	Interrupt	8
Interrupt flag register 2	IRR2	8	H'FFF7	Interrupt	8
Wakeup interrupt flag register	IWPR	8	H'FFF8	Interrupt	8
Module standby control register 1	MSTCR1	8	H'FFF9	Power-down	8
Module standby control register 2	MSTCR2	8	H'FFFA	Power-down	8
—	—	—	H'FFFB to H'FFFF	—	—

Notes: 1. LVDC: Low-voltage detection circuits (optional)
2. WDT: Watchdog timer
3. The H8/36037 Group does not have the SCI3_2.

BCR0	SJW1	SJW0	BRP5	BRP4	BRP3	BRP2	BRP1	BPR0
MBCR	—	—	—	—	MB3	MB2	MB1	—
TCMR	MSTTC	—	—	—	—	—	PMR97	PMR96
TXPR	—	—	—	—	MB3	MB2	MB1	—
TXCR	—	—	—	—	MB3	MB2	MB1	—
TXACK	—	—	—	—	MB3	MB2	MB1	—
ABACK	—	—	—	—	MB3	MB2	MB1	—
RXPR	—	—	—	—	MB3	MB2	MB1	MB0
RFPR	—	—	—	—	MB3	MB2	MB1	MB0
TCIRR1	—	—	—	WUPI	—	—	OVRI	EMPI
TCIRR0	OVLI	BOFI	EPI	ROWI	TOWI	RFRI	DFRI	RHI
MBIMR	—	—	—	—	MB3	MB2	MB1	MB0
TCIMR1	—	—	—	WUPIM	—	—	OVRIM	EMPIM
TCIMR0	OVLIM	BOFIM	EPIM	ROWIM	TOWIM	RFRIM	DFRIM	RHIM
REC	REC7	REC6	REC5	REC4	REC3	REC2	REC1	REC0
TEC	TEC7	TEC6	TEC5	TEC4	TEC3	TEC2	TEC1	TEC0
TCR	TSTMD	WREC	FERPS	ATAACK	DEC	DRXIN	DTXOT	INTILE
UMSR	—	—	—	—	MB3	MB2	MB1	MB0
MC 0 [0]	DART	NMC	—	—	DLC3	DLC2	DLC1	DLC0
MC 0 [4]	ID20	ID19	ID18	RTR	IDE	—	ID17	ID16
MC 0 [5]	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
MC 0 [6]	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
MC 0 [7]	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
MC 1 [0]	DART	NMC	—	—	DLC3	DLC2	DLC1	DLC0

MC 2 [0]	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
MC 2 [7]	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
MC 3 [0]	DART	NMC	—	—	DLC3	DLC2	DLC1	DLC0
MC 3 [4]	ID20	ID19	ID18	RTR	IDE	—	ID17	ID16
MC 3 [5]	ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21
MC 3 [6]	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0
MC 3 [7]	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8
MD 0 [0]	MD07	MD06	MD05	MD04	MD03	MD02	MD01	MD00
MD 0 [1]	MD17	MD16	MD15	MD14	MD13	MD12	MD11	MD10
MD 0 [2]	MD27	MD26	MD25	MD24	MD23	MD22	MD21	MD20
MD 0 [3]	MD37	MD36	MD35	MD34	MD33	MD32	MD31	MD30
MD 0 [4]	MD47	MD46	MD45	MD44	MD43	MD42	MD41	MD40
MD 0 [5]	MD57	MD56	MD55	MD54	MD53	MD52	MD51	MD50
MD 0 [6]	MD67	MD66	MD65	MD64	MD63	MD62	MD61	MD60
MD 0 [7]	MD77	MD76	MD75	MD74	MD73	MD72	MD71	MD70
MD 1 [0]	MD07	MD06	MD05	MD04	MD03	MD02	MD01	MD00
MD 1 [1]	MD17	MD16	MD15	MD14	MD13	MD12	MD11	MD10
MD 1 [2]	MD27	MD26	MD25	MD24	MD23	MD22	MD21	MD20
MD 1 [3]	MD37	MD36	MD35	MD34	MD33	MD32	MD31	MD30
MD 1 [4]	MD47	MD46	MD45	MD44	MD43	MD42	MD41	MD40
MD 1 [5]	MD57	MD56	MD55	MD54	MD53	MD52	MD51	MD50
MD 1 [6]	MD67	MD66	MD65	MD64	MD63	MD62	MD61	MD60
MD 1 [7]	MD77	MD76	MD75	MD74	MD73	MD72	MD71	MD70

MD 2 [7]	MD77	MD76	MD75	MD74	MD73	MD72	MD71	MD70
MD 3 [0]	MD07	MD06	MD05	MD04	MD03	MD02	MD01	MD00
MD 3 [1]	MD17	MD16	MD15	MD14	MD13	MD12	MD11	MD10
MD 3 [2]	MD27	MD26	MD25	MD24	MD23	MD22	MD21	MD20
MD 3 [3]	MD37	MD36	MD35	MD34	MD33	MD32	MD31	MD30
MD 3 [4]	MD47	MD46	MD45	MD44	MD43	MD42	MD41	MD40
MD 3 [5]	MD57	MD56	MD55	MD54	MD53	MD52	MD51	MD50
MD 3 [6]	MD67	MD66	MD65	MD64	MD63	MD62	MD61	MD60
MD 3 [7]	MD77	MD76	MD75	MD74	MD73	MD72	MD71	MD70
LAFML01	LAFML07	LAFML06	LAFML05	LAFML04	LAFML03	LAFML02	LAFML01	LAFML00
LAFML00	LAFML015	LAFML014	LAFML013	LAFML012	LAFML011	LAFML010	LAFML09	LAFML08
LAFMH01	LAFMH07	LAFMH06	LAFMH05	—	—	—	LAFMH01	LAFMH00
LAFMH00	LAFMH015	LAFMH014	LAFMH013	LAFMH012	LAFMH011	LAFMH010	LAFMH09	LAFMH08
LAFML11	LAFML17	LAFML16	LAFML15	LAFML14	LAFML13	LAFML12	LAFML11	LAFML10
LAFML10	LAFML115	LAFML114	LAFML113	LAFML112	LAFML111	LAFML110	LAFML19	LAFML18
LAFMH11	LAFMH17	LAFMH16	LAFMH15	—	—	—	LAFMH11	LAFMH10
LAFMH10	LAFMH115	LAFMH114	LAFMH113	LAFMH112	LAFMH111	LAFMH110	LAFMH19	LAFMH18
LAFML21	LAFML27	LAFML26	LAFML25	LAFML24	LAFML23	LAFML22	LAFML21	LAFML20
LAFML20	LAFML215	LAFML214	LAFML213	LAFML212	LAFML211	LAFML210	LAFML29	LAFML28
LAFMH21	LAFMH27	LAFMH26	LAFMH25	—	—	—	LAFMH21	LAFMH20
LAFMH20	LAFMH215	LAFMH214	LAFMH213	LAFMH212	LAFMH211	LAFMH210	LAFMH29	LAFMH28
LAFML31	LAFML37	LAFML36	LAFML35	LAFML34	LAFML33	LAFML32	LAFML31	LAFML30
LAFML30	LAFML315	LAFML314	LAFML313	LAFML312	LAFML311	LAFML310	LAFML39	LAFML38
LAFMH31	LAFMH37	LAFMH36	LAFMH35	—	—	—	LAFMH31	LAFMH30
LAFMH30	LAFMH315	LAFMH314	LAFMH313	LAFMH312	LAFMH311	MAFMH310	LAFMH39	LAFMH38

SBTDC1E	POCR	—	—	—	START	COELED	STPCR3	SBTD	SBTD1
SBTDCNT	SBTDCNT7	SBTDCNT6	SBTDCNT5	SBTDCNT4	SBTDCNT3	SBTDCNT2	SBTDCNT1	SBTDCN	
ROPCR	ROPCR7	ROPCR6	ROPCR5	ROPCR4	ROPCR3	ROPCR2	ROPCR1	ROPCR0	
TCR_0	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
TIORA_0	—	IOB2	IOB1	IOB0	—	IOA2	IOA1	IOA0	
TIORC_0	—	IOD2	IOD1	IOD0	—	IOC2	IOC1	IOC0	
TSR_0	—	—	—	OVF	IMFD	IMFC	IMFB	IMFA	
TIER_0	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA	
POCR_0	—	—	—	—	—	POLD	POLC	POLB	
TCNT_0	TCNT0H7	TCNT0H6	TCNT0H5	TCNT0H4	TCNT0H3	TCNT0H2	TCNT0H1	TCNT0H0	
	TCNT0L7	TCNT0L6	TCNT0L5	TCNT0L4	TCNT0L3	TCNT0L2	TCNT0L1	TCNT0L0	
GRA_0	GRA0H7	GRA0H6	GRA0H5	GRA0H4	GRA0H3	GRA0H2	GRA0H1	GRA0H0	
	GRA0L7	GRA0L6	GRA0L5	GRA0L4	GRA0L3	GRA0L2	GRA0L1	GRA0L0	
GRB_0	GRB0H7	GRB0H6	GRB0H5	GRB0H4	GRB0H3	GRB0H2	GRB0H1	GRB0H0	
	GRB0L7	GRB0L6	GRB0L5	GRB0L4	GRB0L3	GRB0L2	GRB0L1	GRB0L0	
GRC_0	GRC0H7	GRC0H6	GRC0H5	GRC0H4	GRC0H3	GRC0H2	GRC0H1	GRC0H0	
	GRC0L7	GRC0L6	GRC0L5	GRC0L4	GRC0L3	GRC0L2	GRC0L1	GRC0L0	
GRD_0	GRD0H7	GRD0H6	GRD0H5	GRD0H4	GRD0H3	GRD0H2	GRD0H1	GRD0H0	
	GRD0L7	GRD0L6	GRD0L5	GRD0L4	GRD0L3	GRD0L2	GRD0L1	GRD0L0	
TCR_1	CCLR2	CCLR1	CCLR0	CKEG1	CKEG0	TPSC2	TPSC1	TPSC0	
TIORA_1	—	IOB2	IOB1	IOB0	—	IOA2	IOA1	IOA0	
TIORC_1	—	IOD2	IOD1	IOD0	—	IOC2	IOC1	IOC0	
TSR_1	—	—	UDF	OVF	IMFD	IMFC	IMFB	IMFA	
TIER_1	—	—	—	OVIE	IMIED	IMIEC	IMIEB	IMIEA	
POCR_1	—	—	—	—	—	POLD	POLC	POLB	

	GRD1H7	GRD1H6	GRD1H5	GRD1H4	GRD1H3	GRD1H2	GRD1H1	GRD1H0
	GRD1L7	GRD1L6	GRD1L5	GRD1L4	GRD1L3	GRD1L2	GRD1L1	GRD1L0
TSTR	—	—	—	—	—	—	STR1	STR0
TMDR	BFD1	BFC1	BFD0	BFC0	—	—	—	SYNC
TPMR	—	PWMD1	PWMC1	PWMB1	—	PWMD0	PWMC0	PWMB0
TFCR	—	STCLK	ADEG	ADTRG	OLS1	OLS0	CMD1	CMD0
TOER	ED1	EC1	EB1	EA1	ED0	EC0	EB0	EA0
TOCR	TOD1	TOC1	TOB1	TOA1	TOD0	TOC0	TOB0	TOA0
LVDCR	LVDE	—	—	—	LVDSSEL	LVDRE	LVDDE	LVDUE
LVDSR	—	—	—	—	—	—	LVDDF	LVDUF
SMR_2	COM	CHR	PE	PM	STOP	MP	CKS1	CKS0
BRR_2	BRR7	BRR6	BRR5	BRR4	BRR3	BRR2	BRR1	BRR0
SCR3_2	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR_2	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
SSR_2	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT
RDR_2	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
TMB1	TMB17	—	—	—	—	TMB12	TMB11	TMB10
TCB1	TCB17	TCB16	TCB15	TCB14	TCB13	TCB12	TCB11	TCB10
TLB1	TLB17	TLB16	TCLB15	TLB14	TLB13	TLB12	TLB11	TLB10
FLMCR1	—	SWE	ESU	PSU	EV	PV	E	P
FLMCR2	FLER	—	—	—	—	—	—	—
FLPWCR	PDWND	—	—	—	—	—	—	—
EBR1	—	EB6	EB5	EB4	EB3	EB2	EB1	EB0
FENR	FLSHE	—	—	—	—	—	—	—

DMR0	DMR7	DMR6	DMR5	DMR4	DMR3	DMR2	DMR1	DMR0
SCR3	TIE	RIE	TE	RE	MPIE	TEIE	CKE1	CKE0
TDR	TDR7	TDR6	TDR5	TDR4	TDR3	TDR2	TDR1	TDR0
SSR	TDRE	RDRF	OER	FER	PER	TEND	MPBR	MPBT
RDR	RDR7	RDR6	RDR5	RDR4	RDR3	RDR2	RDR1	RDR0
ADDRA	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
	AD1	AD0	—	—	—	—	—	—
ADDRB	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
	AD1	AD0	—	—	—	—	—	—
ADDRC	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
	AD1	AD0	—	—	—	—	—	—
ADDRD	AD9	AD8	AD7	AD6	AD5	AD4	AD3	AD2
	AD1	AD0	—	—	—	—	—	—
ADCSR	ADF	ADIE	ADST	SCAN	CKS	CH2	CH1	CH0
ADCR	TRGE	—	—	—	—	—	—	—
TCSRWD	B6WI	TCWE	B4WI	TCSRWE	B2WI	WDON	B0WI	WRST
TCWD	TCWD7	TCWD6	TCWD5	TCWD4	TCWD3	TCWD2	TCWD1	TCWD0
TMWD	CKS7	—	—	—	CKS3	CKS2	CKS1	CKS0
ABRKCR	RTINTE	CSEL1	CSEL0	ACMP2	ACMP1	ACMP0	DCMP1	DCMP0
ABRKSR	ABIF	ABIE	—	—	—	—	—	—
BARH	BARH7	BARH6	BARH5	BARH4	BARH3	BARH2	BARH1	BARH0
BARL	BARL7	BARL6	BARL5	BARL4	BARL3	BARL2	BARL1	BARL0
BDRH	BDRH7	BDRH6	BDRH5	BDRH4	BDRH3	BDRH2	BDRH1	BDRH0
BDRL	BDRL7	BDRL6	BDRL5	BDRL4	BDRL3	BDRL2	BDRL1	BDRL0

PDR8	P97	P96	P95	P94	P93	P92	P91	P90
PDRB	PB7	PB6	PB5	PB4	PB3	PB2	PB1	PB0
PMR1	IRQ3	IRQ2	IRQ1	IRQ0	TXD2**4	—	TXD	—
PMR5	POF57	POF56	WKP5	WKP4	WKP3	WKP2	WKP1	WKP0
PMR3	—	—	—	POF24	POF23	—	—	—
PCR1	PCR17	PCR16	PCR15	PCR14	—	PCR12	PCR11	PCR10
PCR2	—	—	—	PCR24	PCR23	PCR22	PCR21	PCR20
PCR5	PCR57	PCR56	PCR55	PCR54	PCR53	PCR52	PCR51	PCR50
PCR6	PCR67	PCR66	PCR65	PCR64	PCR63	PCR62	PCR61	PCR60
PCR7	—	PCR76	PCR75	PCR74	—	PCR72	PCR71	PCR70
PCR8	PCR87	PCR86	PCR85	—	—	—	—	—
PCR9	PCR97	PCR96	PCR95	PCR94	PCR93	PCR92	PCR91	PCR90
SYSR1	SSBY	STS2	STS1	STS0	—	—	—	—
SYSR2	SMSEL	LSON	DTON	MA2	MA1	MA0	SA1	SA0
IEGR1	NMIEG	—	—	—	IEG3	IEG2	IEG1	IEG0
IEGR2	—	—	WPEG5	WPEG4	WPEG3	WPEG2	WPEG1	WPEG0
IENR1	IENDT	—	IENWP	—	IEN3	IEN2	IEN1	IEN0
IENR2	—	—	IENRB1	—	—	—	—	—
IRR1	IRRDT	—	—	—	IRRI3	IRRI2	IRRI1	IRRI0
IRR2	—	—	IRRTB1	—	—	—	—	—
IWPR	—	—	IWPF5	IWPF4	IWPF3	IWPF2	IWPF1	IWPF0
MSTCR1	—	—	MSTS3	MSTAD	MSTWD	—	MSTTV	—
MSTCR2	MSTS3_2**4	—	—	MSTTB1	—	—	MSTTZ	—

TCMR	Initialized	—	—	—	—	—
TXPR	Initialized	—	—	—	—	—
TXCR	Initialized	—	—	—	—	—
TXACK	Initialized	—	—	—	—	—
ABACK	Initialized	—	—	—	—	—
RXPR	Initialized	—	—	—	—	—
RFPR	Initialized	—	—	—	—	—
TCIRR1	Initialized	—	—	—	—	—
TCIRR0	Initialized	—	—	—	—	—
MBIMR	Initialized	—	—	—	—	—
TCIMR1	Initialized	—	—	—	—	—
TCIMR0	Initialized	—	—	—	—	—
REC	Initialized	—	—	—	—	—
TEC	Initialized	—	—	—	—	—
TCR	Initialized	—	—	—	—	—
UMSR	Initialized	—	—	—	—	—
MC0[1]	—	—	—	—	—	—
MC0[2]	—	—	—	—	—	—
MC0[3]	—	—	—	—	—	—
MC0[4]	—	—	—	—	—	—
MC0[5]	—	—	—	—	—	—
MC1[1]	—	—	—	—	—	—
MC1[2]	—	—	—	—	—	—
MC1[3]	—	—	—	—	—	—

MC3[1]	—	—	—	—	—	—
MC3[2]	—	—	—	—	—	—
MC3[3]	—	—	—	—	—	—
MC3[4]	—	—	—	—	—	—
MC3[5]	—	—	—	—	—	—
MD0[1]	—	—	—	—	—	—
MD0[2]	—	—	—	—	—	—
MD0[3]	—	—	—	—	—	—
MD0[4]	—	—	—	—	—	—
MD0[5]	—	—	—	—	—	—
MD0[6]	—	—	—	—	—	—
MD0[7]	—	—	—	—	—	—
MD0[8]	—	—	—	—	—	—
MD1[1]	—	—	—	—	—	—
MD1[2]	—	—	—	—	—	—
MD1[3]	—	—	—	—	—	—
MD1[4]	—	—	—	—	—	—
MD1[5]	—	—	—	—	—	—
MD1[6]	—	—	—	—	—	—
MD1[7]	—	—	—	—	—	—
MD1[8]	—	—	—	—	—	—
MD2[1]	—	—	—	—	—	—
MD2[2]	—	—	—	—	—	—
MD2[3]	—	—	—	—	—	—

MD3[5]	—	—	—	—	—	—
MD3[4]	—	—	—	—	—	—
MD3[5]	—	—	—	—	—	—
MD3[6]	—	—	—	—	—	—
MD3[7]	—	—	—	—	—	—
MD3[8]	—	—	—	—	—	—
LAFML0[1]	—	—	—	—	—	—
LAFML0[0]	—	—	—	—	—	—
LAFMH0[1]	—	—	—	—	—	—
LAFMH0[0]	—	—	—	—	—	—
LAFML1[1]	—	—	—	—	—	—
LAFML1[0]	—	—	—	—	—	—
LAFMH1[1]	—	—	—	—	—	—
LAFMH1[0]	—	—	—	—	—	—
LAFML2[1]	—	—	—	—	—	—
LAFML2[0]	—	—	—	—	—	—
LAFMH2[1]	—	—	—	—	—	—
LAFMH2[0]	—	—	—	—	—	—
LAFML3[1]	—	—	—	—	—	—
LAFML3[0]	—	—	—	—	—	—
LAFMH3[1]	—	—	—	—	—	—
LAFMH3[0]	—	—	—	—	—	—
SSCRH	Initialized	—	—	—	—	—
SSCRL	Initialized	—	—	—	—	—

TIORC_0	Initialized	—	—	—	—	—	TI
TCR_0	Initialized	—	—	—	—	—	
TIORA_0	Initialized	—	—	—	—	—	
TIORC_0	Initialized	—	—	—	—	—	
TSR_0	Initialized	—	—	—	—	—	
TIER_0	Initialized	—	—	—	—	—	
POCR_0	Initialized	—	—	—	—	—	
TCNT_0	Initialized	—	—	—	—	—	
GRA_0	Initialized	—	—	—	—	—	
GRB_0	Initialized	—	—	—	—	—	
GRC_0	Initialized	—	—	—	—	—	
GRD_0	Initialized	—	—	—	—	—	
TCR_1	Initialized	—	—	—	—	—	
TIORA_1	Initialized	—	—	—	—	—	
TIORC_1	Initialized	—	—	—	—	—	
TSR_1	Initialized	—	—	—	—	—	
TIER_1	Initialized	—	—	—	—	—	
POCR_1	Initialized	—	—	—	—	—	
TCNT_1	Initialized	—	—	—	—	—	
GRA_1	Initialized	—	—	—	—	—	
GRB_1	Initialized	—	—	—	—	—	
GRC_1	Initialized	—	—	—	—	—	
GRD_1	Initialized	—	—	—	—	—	
TSTR	Initialized	—	—	—	—	—	


SMR_2	Initialized	—	—	Initialized	Initialized	Initialized
BRR_2	Initialized	—	—	Initialized	Initialized	Initialized
SCR3_2	Initialized	—	—	Initialized	Initialized	Initialized
TDR_2	Initialized	—	—	Initialized	Initialized	Initialized
SSR_2	Initialized	—	—	Initialized	Initialized	Initialized
RDR_2	Initialized	—	—	Initialized	Initialized	Initialized
TMB1	Initialized	—	—	—	—	—
TCB1	Initialized	—	—	—	—	—
Tlb1	Initialized	—	—	—	—	—
FLMCR1	Initialized	—	—	Initialized	Initialized	Initialized
FLMCR2	Initialized	—	—	—	—	—
FLPWCR	Initialized	—	—	—	—	—
EBR1	Initialized	—	—	Initialized	Initialized	Initialized
FENR	Initialized	—	—	—	—	—
TCRV0	Initialized	—	—	Initialized	Initialized	Initialized
TCSRV	Initialized	—	—	Initialized	Initialized	Initialized
TCORA	Initialized	—	—	Initialized	Initialized	Initialized
TCORB	Initialized	—	—	Initialized	Initialized	Initialized
TCNTV	Initialized	—	—	Initialized	Initialized	Initialized
TCRV1	Initialized	—	—	Initialized	Initialized	Initialized
SMR	Initialized	—	—	Initialized	Initialized	Initialized
BRR	Initialized	—	—	Initialized	Initialized	Initialized
SCR3	Initialized	—	—	Initialized	Initialized	Initialized
TDR	Initialized	—	—	Initialized	Initialized	Initialized

ADON	Initialized	—	—	—	—	—	W
TCSRWD	Initialized	—	—	—	—	—	
TCWD	Initialized	—	—	—	—	—	
TMWD	Initialized	—	—	—	—	—	
ABRKCR	Initialized	—	—	—	—	—	Ac br
ABRKSR	Initialized	—	—	—	—	—	
BARH	Initialized	—	—	—	—	—	
BARL	Initialized	—	—	—	—	—	
BDRH	Initialized	—	—	—	—	—	
BDRL	Initialized	—	—	—	—	—	
PUCR1	Initialized	—	—	—	—	—	I/C
PUCR5	Initialized	—	—	—	—	—	
PDR1	Initialized	—	—	—	—	—	
PDR2	Initialized	—	—	—	—	—	
PDR5	Initialized	—	—	—	—	—	
PDR6	Initialized	—	—	—	—	—	
PDR7	Initialized	—	—	—	—	—	
PDR8	Initialized	—	—	—	—	—	
PDR9	Initialized	—	—	—	—	—	
PDRB	Initialized	—	—	—	—	—	
PMR1	Initialized	—	—	—	—	—	
PMR5	Initialized	—	—	—	—	—	
PMR3	Initialized	—	—	—	—	—	
PCR1	Initialized	—	—	—	—	—	

STSCN2	Initialized	—	—	—	—	—
IEGR1	Initialized	—	—	—	—	—
IEGR2	Initialized	—	—	—	—	—
IENR1	Initialized	—	—	—	—	—
IENR2	Initialized	—	—	—	—	—
IRR1	Initialized	—	—	—	—	—
IRR2	Initialized	—	—	—	—	—
IWPR	Initialized	—	—	—	—	—
MSTCR1	Initialized	—	—	—	—	—
MSTCR2	Initialized	—	—	—	—	—


Notes: 1. LVDC: Low-voltage detection circuits (optional)
2. WDT: Watchdog timer
3. The H8/36037 Group does not have the SCI3_2.

	Port B		–0.3 to $AV_{CC} + 0.3$	V
Operating temperature	T_{opr}	Regular specifications: –20 to +75	°C	
		Wide-range specifications: –40 to +85		
Storage temperature	T_{stg}	–55 to +125	°C	
Note:	* Permanent damage may result if absolute maximum ratings are exceeded. No operation should be under the conditions specified in Electrical Characteristics. Exceeding these values can result in incorrect operation and reduced reliability.			



$AV_{CC} = 3.3 \text{ to } 5.5 \text{ V}$

- Active mode
- Sleep mode




$AV_{CC} = 3.3 \text{ to } 5.5 \text{ V}$

- Active mode
- Sleep mode
- Subactive mode
- Subsleep mode


Note: This frequency range is supplied by the on-chip oscillator for the subtimer and is guaranteed.

Power Supply Voltage and Operating Frequency Range:



$AV_{CC} = 3.3 \text{ to } 5.5 \text{ V}$

- Active mode
- Sleep mode
(When MA2 in SYSCR2 = 0)




$AV_{CC} = 3.3 \text{ to } 5.5 \text{ V}$

- Active mode
- Sleep mode
(When MA2 in SYSCR2 = 1)

V_{CC} = 3.0 to 5.5 V

- Active mode
- Sleep mode

Range of Power Supply Voltage and Oscillation Frequency when Low-Voltage Detect Circuit is Used:



AVcc = 4.0 to 5.5 V

- Active mode
- Sleep mode

AVcc = 4.0 to 5.5 V

- Subactive mode
- Subsleep mode

Note: * Reference value

		IRQ0 to IRQ3, ADTRG, TMRIV, TMCIV, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, SCK3, SCK3_2* ¹ , $\overline{\text{SCS}}$, SSCK, TRGV, TMIB1	$V_{\text{CC}} \times 0.9$	—	$V_{\text{CC}} + 0.3$	
		RXD, RXD_2* ¹ , SSI, SSO, HRXD, P10 to P12, P14 to P17, P20 to P24, P50 to P57, P60 to P67, P70 to P72, P74 to P76, P85 to P87, P90 to P97	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{\text{CC}} \times 0.7$	—	$V_{\text{CC}} + 0.3$ V
				$V_{\text{CC}} \times 0.8$	—	$V_{\text{CC}} + 0.3$
		PB0 to PB7	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{\text{CC}} \times 0.7$	—	$A V_{\text{CC}} + 0.3$ V
				$V_{\text{CC}} \times 0.8$	—	$A V_{\text{CC}} + 0.3$
		OSC1	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{\text{CC}} - 0.5$	—	$V_{\text{CC}} + 0.3$ V
				$V_{\text{CC}} - 0.3$	—	$V_{\text{CC}} + 0.3$
Input low voltage	V_{IL}	$\overline{\text{RES}}$, $\overline{\text{NMI}}$, $\overline{\text{WKP0}}$ to $\overline{\text{WKP5}}$, $\overline{\text{IRQ0}}$ to $\overline{\text{IRQ3}}$, ADTRG, TMRIV, TMCIV, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, SCK3, SCK3_2* ¹ , $\overline{\text{SCS}}$, SSCK, TRGV, TMIB1	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	$V_{\text{CC}} \times 0.2$ V
				-0.3	—	$V_{\text{CC}} \times 0.1$

		PB0 to PB7	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	$V_{CC} \times 0.3$	V
				-0.3	—	$V_{CC} \times 0.2$	
		OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	0.5	V
				-0.3	—	0.3	
Output high voltage	V_{OH}	P10 to P12, P14 to P17, P20 to P24, P50 to P55, P60 to P67, P70 to P72, P74 to P76, P85 to P87, P90 to P97	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{CC} - 1.0$	—	—	V
			$-I_{OH} = 1.5 \text{ mA}$				
			$-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 0.5$	—	—	
		P56, P57	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{CC} - 2.5$	—	—	V
			$-I_{OH} = 0.1 \text{ mA}$				
			$V_{CC} = 3.0 \text{ to } 4.0 \text{ V}$	$V_{CC} - 2.0$	—	—	
			$-I_{OH} = 0.1 \text{ mA}$				

		$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	1.0	
		$I_{OL} = 10.0 \text{ mA}$				
		$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	0.4	
		$I_{OL} = 1.6 \text{ mA}$				
		$I_{OL} = 0.4 \text{ mA}$	—	—	0.4	
Input/ output leakage current	$ I_{IL} $	OSC1, $\overline{RES}$, NMI, WKP0 to WKP5, $\overline{IRQ0}$ to $\overline{IRQ3}$, $\overline{ADTRG}$, TRGV, TMRIV, TMCIV, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, RXD, SCK3, RXD_2* ¹ , SCK3_2* ¹ , SSCK, $\overline{SCS}$, SSI, SSO, HRXD	$V_{IN} = 0.5 \text{ V}$ or higher ($V_{CC} - 0.5 \text{ V}$)	—	—	1.0 μA
		P10 to P12, P14 to P17, P20 to P24, P50 to P57, P60 to P67, P70 to P72, P74 to P76, P85 to P87, P90 to P97	$V_{IN} = 0.5 \text{ V}$ or higher ($V_{CC} - 0.5 \text{ V}$)	—	—	1.0 μA
		PB0 to PB7	$V_{IN} = 0.5 \text{ V}$ or higher ($AV_{CC} - 0.5 \text{ V}$)	—	—	1.0 μA

Supply current			Active mode 1 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 10\text{ MHz}$	—	10.0	—		
	I_{OPE2}	V_{CC}	Active mode 2 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 20\text{ MHz}$	—	1.2	3.0	mA	*
Sleep mode supply current	I_{SLEEP1}	V_{CC}	Active mode 2 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 10\text{ MHz}$	—	0.8	—		*
			Sleep mode 1 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 20\text{ MHz}$	—	14.0	22.5	mA	*
	I_{SLEEP2}	V_{CC}	Sleep mode 1 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 10\text{ MHz}$	—	6.3	—		*
			Sleep mode 2 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 20\text{ MHz}$	—	1.0	2.7	mA	*
			Sleep mode 2 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 10\text{ MHz}$	—	0.7	—		*
Subactive mode supply current	I_{SUB}	V_{CC}	$V_{CC} = 5.0\text{ V}$ ($\phi_{SUB} = \phi_W/2$)	—	60.0	100.0	μA	*
			$V_{CC} = 5.0\text{ V}$ ($\phi_{SUB} = \phi_W/8$)	—	46.0	—		*
Subsleep mode supply current	I_{SUBSP}	V_{CC}	$V_{CC} = 5.0\text{ V}$ ($\phi_{SUB} = \phi_W/2$)	—	50.0	80.0	μA	*

2. The LVD is optional.

3. Pin states during supply current measurement are given below (excluding current consumption of pull-up MOS transistors and output buffers).

Mode	$\overline{\text{RES}}$ Pin	Internal State	Other Pins	Oscillator Pins
Active mode 1	V_{CC}	Operates	V_{CC}	Main clock: ceramic or crystal resonator
Active mode 2		Operates ($\phi_{OSC}/64$)		
Sleep mode 1	V_{CC}	Only timers operate	V_{CC}	
Sleep mode 2		Only timers operate ($\phi_{OSC}/64$)		
Subactive mode	V_{CC}	Operates	V_{CC}	Main clock: on-chip oscillator
Subsleep mode	V_{CC}	Only timers operate	V_{CC}	
Standby mode	V_{CC}	CPU and timers both stop	V_{CC}	Main clock: ceramic or crystal resonator

		except port 6		—	—	10.0
Allowable output low current (total)	ΣI_{OL}	Port 6		—	—	10.0
		Output pins except port 6	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	40.0
		Port 6		—	—	80.0
		Output pins except port 6		—	—	20.0
Allowable output high current (per pin)	$ I_{OH} $	Port 6		—	—	40.0
		All output pins	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	2.0
				—	—	0.2
				—	—	0.2
Allowable output high current (total)	$\Sigma I_{OH} $	All output pins	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	30.0
				—	—	8.0

System clock (•) cycle time	t_{cyc}			1	—	64	t_{osc}
				—	—	12.8	μs
Subclock oscillator oscillation frequency	f_{RO}	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$		64.0	—	850.0	kHz
Subclock oscillator (ϕw) cycle time	t_{RO}	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$		1.18	—	15.6	μs
Subclock (ϕ_{sub}) cycle time	t_{subcyc}	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$		2	—	8	ϕw
Instruction cycle time				2	—	—	t_{cyc} t_{subcyc}
Oscillation stabilization time (crystal resonator)	t_{rc}	OSC1, OSC2		—	—	10.0	ms
Oscillation stabilization time (ceramic resonator)	t_{rc}	OSC1, OSC2		—	—	5.0	ms
External clock high width	t_{CPH}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	20.0	—	—	ns
				40.0	—	—	
External clock low width	t_{CPL}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	20.0	—	—	ns
				40.0	—	—	
External clock rise time	t_{CPr}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	10.0	ns
				—	—	15.0	
External clock fall time	t_{CPf}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	10.0	ns
				—	—	15.0	

		WKP5, TMCIV, TMRIV, TRGV, $\overline{\text{ADTRG}}$, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1				
Input pin low width	t_{IL}	$\overline{\text{NMI}}$, IRQ0 to IRQ3, $\overline{\text{WKP0}}$ to $\overline{\text{WKP5}}$, TMCIV, TMRIV, TRGV, $\overline{\text{ADTRG}}$, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1	2	—	—	t_{cyc} t_{subcyc}

- Notes:
1. When an external clock is input, the minimum system clock oscillation frequency is 1 MHz.
 2. Determined by the MA2, MA1, MA0, SA1, and SA0 bits in the system control register (SYSCR2).



Input clock pulse width	t_{SCKW}	SCK3, SCK3_2*		0.4	—	0.6	t_{scyc}
Transmit data delay time (clocked synchronous)	t_{TXD}	TXD, TXD_2*	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	1	t_{cyc}
				—	—	1	
Receive data setup time (clocked synchronous)	t_{RXS}	RXD, RXD_2*	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	50.0	—	—	ns
				100.0	—	—	
Receive data hold time (clocked synchronous)	t_{RXH}	RXD, RXD_2*	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	50.0	—	—	ns
				100.0	—	—	

Note: * The H8/36037 Group does not have these pins.

data setup
time*

Receive data hold time*	t_{HRXH}	HRXD	50	—	—	ns
-------------------------------	-------------------	------	----	---	---	----

Note: * Although the TinyCAN input/output signal is asynchronous, its state is determined by the CK clock. The state of the input/output signal must not have changed at the rising-edge (two clock cycles) of the CK clock shown in figure 22.6.

Clock rise time	Master	t_{RISE}	SSCK	—	—	1	t_{CYC}
	Slave			—	—	1.0	μs
Clock fall time	Master	t_{FALL}	SSCK	—	—	1	t_{CYC}
	Slave			—	—	1.0	μs
Data input setup time		t_{SU}	SSO, SSI	1	—	—	t_{CYC}
Data input hold time		t_{H}	SSO, SSI	1	—	—	t_{CYC}
$\overline{\text{SCS}}$ setup time	Slave	t_{LEAD}	$\overline{\text{SCS}}$	$1 t_{\text{CYC}} + 100$	—	—	ns
$\overline{\text{SCS}}$ hold time	Slave	t_{LAG}	$\overline{\text{SCS}}$	$1 t_{\text{CYC}} + 100$	—	—	ns
Data output delay time		t_{OD}	SSO, SSI	—	—	1	t_{CYC}
Slave access time		t_{SA}	SSI	—	—	$1 t_{\text{CYC}} + 100$	ns
Slave out release time		t_{OR}	SSI	—	—	$1 t_{\text{CYC}} + 100$	ns

Analog input voltage	AV_{IN}	AN0 to AN7	$V_{SS} - 0.3$	—	$AV_{CC} + 0.3$	V
Analog power supply current	AI_{OPE}	AV_{CC}	$AV_{CC} = 5.0$ V	—	—	2.0 mA
			$f_{OSC} = 20$ MHz	—	50	— μA
	AI_{STOP1}	AV_{CC}	—	—	5.0	μA
	AI_{STOP2}	AV_{CC}	—	—	5.0	μA
Analog input capacitance	C_{AIN}	AN0 to AN7	—	—	30.0	pF
Allowable signal source impedance	R_{AIN}	AN0 to AN7	—	—	5.0	k Ω
Resolution (data length)			10	10	10	bit
Conversion time (single mode)			$AV_{CC} = 3.3$ to 5.5 V	134	—	— t_{cyc}
Nonlinearity error				—	—	± 7.5 LSB
Offset error				—	—	± 7.5 LSB
Full-scale error				—	—	± 7.5 LSB
Quantization error				—	—	± 0.5 LSB
Absolute accuracy				—	—	± 8.0 LSB
Conversion time (single mode)			$AV_{CC} = 4.0$ to 5.5 V	70	—	— t_{cyc}
Nonlinearity error				—	—	± 7.5 LSB
Offset error				—	—	± 7.5 LSB
Full-scale error				—	—	± 7.5 LSB
Quantization error				—	—	± 0.5 LSB
Absolute accuracy				—	—	± 8.0 LSB

2. I_{STOP1} is the current in active and sleep modes while the A/D converter is idle.
3. I_{STOP2} is the current at reset and in standby, subactive, and subsleep modes while the A/D converter is idle.

22.2.5 Watchdog Timer Characteristics

Table 22.8 Watchdog Timer Characteristics

$V_{CC} = 3.0$ to 5.5 V, $V_{SS} = 0.0$ V, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications) or $T_a = -40$ to $+125^\circ\text{C}$ (wide-range specifications), unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	F
				Min.	Typ.	Max.		
Internal oscillator overflow time	t_{OVF}			0.2	0.4	—	s	*

Note: * Indicates the time to count from 0 to 255, at which point an internal reset is generated when the internal oscillator is selected.

Reprogramming count		N_{WEC}	1000	10000	—
Programming	Wait time after SWE bit setting* ¹	x	1	—	—
	Wait time after PSU bit setting* ¹	y	50	—	—
	Wait time after P bit setting * ¹ * ⁴	z1	$1 \leq n \leq 6$	28	30
		z2	$7 \leq n \leq 1000$	198	200
		z3	Additional-programming	10	12
	Wait time after P bit clear* ¹	α	5	—	—
	Wait time after PSU bit clear* ¹	β	5	—	—
	Wait time after PV bit setting* ¹	γ	4	—	—
	Wait time after dummy write* ¹	ϵ	2	—	—
	Wait time after PV bit clear* ¹	η	2	—	—
	Wait time after SWE bit clear* ¹	θ	100	—	—
	Maximum programming count * ¹ * ⁴ * ⁵	N	—	—	1000

Wait time after EV bit setting* ¹	γ	20	—	—
Wait time after dummy write* ¹	ε	2	—	—
Wait time after EV bit clear* ¹	η	4	—	—
Wait time after SWE bit clear* ¹	θ	100	—	—
Maximum erase count * ¹ * ⁶ * ⁷	N	—	—	120

- Notes:
1. Make the time settings in accordance with the program/erase algorithms.
 2. The programming time for 128 bytes. (Indicates the total time for which the P bit in memory control register 1 (FLMCR1) is set. The program-verify time is not included.)
 3. The time required to erase one block. (Indicates the time for which the E bit in memory control register 1 (FLMCR1) is set. The erase-verify time is not included.)
 4. Programming time maximum value ($t_p(\text{max.})$) = wait time after P bit setting (z) × maximum programming count (N)
 5. Set the maximum programming count (N) according to the actual set values of (z1, z2) and z3, so that it does not exceed the programming time maximum value ($t_p(\text{max.})$). The wait time after P bit setting (z1, z2) should be changed as follows according to the value of the programming count (n).
 Programming count (n)
 $1 \leq n \leq 6$ $z1 = 30 \mu\text{s}$
 $7 \leq n \leq 1000$ $z2 = 200 \mu\text{s}$
 6. Erase time maximum value ($t_e(\text{max.})$) = wait time after E bit setting (z) × maximum erase count (N)
 7. Set the maximum erase count (N) according to the actual set value of (z), so that it does not exceed the erase time maximum value ($t_e(\text{max.})$).

Reset detection voltage 1* ¹	Vreset1	LVDSSEL = 0	—	2.3	2.7
Reset detection voltage 2* ²	Vreset2	LVDSSEL = 1	3.0	3.6	4.2
Lower-limit voltage of LVDR operation* ³	$V_{LVDRmin}$		1.0	—	—
LVD stabilization time	t_{LVDRON}		50	—	—
Supply current in standby mode	I_{STBY}	LVDS = 1, Vcc = 5.0 V, subtimer and WDT not used	—	—	350

- Notes: 1. This voltage should be used when the falling and rising voltage detection function is used.
2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.
3. When the power-supply voltage (Vcc) falls below $V_{LVDRmin} = 1.0$ V and then rises above $V_{LVDRmin}$, a reset may not occur. Therefore sufficient evaluation is required.


22.2.8 Power-On Reset Circuit Characteristics (Optional)

Table 22.11 Power-On Reset Circuit Characteristics

$V_{SS} = 0.0$ V, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications) or $T_a = -40$ to $+85^\circ\text{C}$ (wide-range specifications), unless otherwise indicated.


Item	Symbol	Test Condition	Values		
			Min.	Typ.	Max.
Pull-up resistance of $\overline{\text{RES}}$ pin	R_{RES}		100	150	—
Power-on reset start voltage*	V_{por}		—	—	100

Note: * The power-supply voltage (Vcc) must fall below $V_{por} = 100$ mV and then rise above V_{por} after the charge of the $\overline{\text{RES}}$ pin is removed completely. In order to remove charge of the $\overline{\text{RES}}$ pin, it is recommended that the diode be placed in the Vcc side. If the power-supply voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur.



$AV_{CC} = 3.3 \text{ to } 5.5 \text{ V}$

- Active mode
- Sleep mode




$AV_{CC} = 3.3 \text{ to } 5.5 \text{ V}$

- Active mode
- Sleep mode
- Subactive mode
- Subsleep mode


Note: This frequency range is supplied by the oscillator for the subtimer and is guaranteed.

Power Supply Voltage and Operating Frequency Range:



$AV_{CC} = 3.3 \text{ to } 5.5 \text{ V}$

- Active mode
 - Sleep mode
- (When MA2 in SYSCR2 = 0)




$AV_{CC} = 3.3 \text{ to } 5.5 \text{ V}$

- Active mode
 - Sleep mode
- (When MA2 in SYSCR2 = 1)

$V_{CC} = 2.7$ to 5.5 V

- Active mode
- Sleep mode

Range of Power Supply Voltage and Oscillation Frequency when Low-Voltage Detection Circuit is Used:



AVcc = 4.0 to 5.5 V

- Active mode
- Sleep mode

AVcc = 4.0 to 5.5 V

- Subactive mode
- Subsleep mode

Note: * Reference value

	IRQ0 to IRQ3, ADTRG, TMRIV, TMCIV, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, SCK3, SCK3_2* ¹ , SCS, SSCK, TRGV, TMIB1		$V_{CC} \times 0.9$	—	$V_{CC} + 0.3$	
	RXD, RXD_2* ¹ , SSI, SSO, HRXD, P10 to P12, P14 to P17, P20 to P24, P50 to P57, P60 to P67, P70 to P72, P74 to P76, P85 to P87 P90 to P97	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{CC} \times 0.7$	—	$V_{CC} + 0.3$	V
			$V_{CC} \times 0.8$	—	$V_{CC} + 0.3$	
V_{IH}	PB0 to PB7	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{CC} \times 0.7$	—	$AV_{CC} + 0.3$	V
			$V_{CC} \times 0.8$	—	$AV_{CC} + 0.3$	
	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	$V_{CC} - 0.5$	—	$V_{CC} + 0.3$	V
			$V_{CC} - 0.3$	—	$V_{CC} + 0.3$	

		RXD, RXD_2* ¹ , SSI, SSO, HRXD, P10 to P12, P14 to P17, P20 to P24, P50 to P57, P60 to P67, P70 to P72, P74 to P76, P85 to P87, P90 to P97	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	$V_{CC} \times 0.3$	V
				-0.3	—	$V_{CC} \times 0.2$	
		PB0 to PB7	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	$V_{CC} \times 0.3$	V
				-0.3	—	$V_{CC} \times 0.2$	
		OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	-0.3	—	0.5	V
				-0.3	—	0.3	
Output high voltage	V_{OH}	P10 to P12, P14 to P17, P20 to P24, P50 to P55, P60 to P67, P70 to P72, P74 to P76, P85 to P87, P90 to P97	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $-I_{OH} = 1.5 \text{ mA}$	$V_{CC} - 1.0$	—	—	V
			$-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 0.5$	—	—	
		P56, P57	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$ $-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 2.5$	—	—	V
			$V_{CC} = 3.0 \text{ to } 4.0 \text{ V}$ $-I_{OH} = 0.1 \text{ mA}$	$V_{CC} - 2.0$	—	—	

			$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	1.0	
			$I_{OL} = 10.0 \text{ mA}$				
			$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	0.4	
			$I_{OL} = 1.6 \text{ mA}$				
			$I_{OL} = 0.4 \text{ mA}$	—	—	0.4	
Input/ output leakage current	$ I_{IL} $	OSC1, $\overline{RES}$, $\overline{NMI}$, $\overline{WKP0}$ to $\overline{WKP5}$, IRQ0 to IRQ3, $\overline{ADTRG}$, TRGV, TMRIV, TMCIV, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1, RXD, SCK3, RXD_2*1, SCK3_2*1, SSCK, $\overline{SCS}$, SSI, SSO, HRXD	$V_{IN} = 0.5 \text{ V or higher}$ ($V_{CC} - 0.5 \text{ V}$)	—	—	1.0	μA
		P10 to P12, P14 to P17, P20 to P24, P50 to P57, P60 to P67, P70 to P72, P74 to P76, P85 to P87, P90 to P97	$V_{IN} = 0.5 \text{ V or higher}$ ($V_{CC} - 0.5 \text{ V}$)	—	—	1.0	μA
		PB0 to PB7	$V_{IN} = 0.5 \text{ V or higher}$ ($AV_{CC} - 0.5 \text{ V}$)	—	—	1.0	μA
Pull-up MOS current	$-I_p$	P10 to P12, P14 to P17,	$V_{CC} = 5.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$	50.0	—	300.0	μA
		P50 to P55	$V_{CC} = 3.0 \text{ V},$ $V_{IN} = 0.0 \text{ V}$	—	60.0	—	

	I_{OPE2}	V_{CC}	Active mode 2 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 20\text{ MHz}$	—	0.8	—	
Sleep mode supply current	I_{SLEEP1}	V_{CC}	Sleep mode 1 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 20\text{ MHz}$	—	14.0	22.5	mA
			Sleep mode 1 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 10\text{ MHz}$	—	6.3	—	
	I_{SLEEP2}	V_{CC}	Sleep mode 2 $V_{CC} = 5.0\text{ V}$, $f_{OSC} = 20\text{ MHz}$	—	1.0	2.7	mA
			Sleep mode 2 $V_{CC} = 3.0\text{ V}$, $f_{OSC} = 10\text{ MHz}$	—	0.7	—	
Subactive mode supply current	I_{SUB}	V_{CC}	$V_{CC} = 5.0\text{ V}$ ($\phi_{SUB} = \phi_W/2$)	—	60.0	100.0	μA
			$V_{CC} = 5.0\text{ V}$ ($\phi_{SUB} = \phi_W/8$)	—	46.0	—	
Subsleep mode supply current	I_{SUBSP}	V_{CC}	$V_{CC} = 5.0\text{ V}$ ($\phi_{SUB} = \phi_W/2$)	—	50.0	80.0	μA
Standby mode supply current	I_{STBY}	V_{CC}	Subtimer, WDT, and LVD* ² not used	—	—	5.0	μA

Mode	RES Pin	Internal State	Other Pins	Oscillator Pins
Active mode 1	V_{CC}	Operates	V_{CC}	Main clock: ceramic or crystal resonator
Active mode 2		Operates ($\phi_{OSC}/64$)		
Sleep mode 1	V_{CC}	Only timers operate	V_{CC}	
Sleep mode 2		Only timers operate ($\phi_{OSC}/64$)		
Subactive mode	V_{CC}	Operates	V_{CC}	Main clock: on-chip oscillator
Subsleep mode	V_{CC}	Only timers operate	V_{CC}	
Standby mode	V_{CC}	CPU and timers both stop	V_{CC}	Main clock: ceramic or crystal resonator

		except port 6		—	—	10.0
Allowable output low current (total)	ΣI_{OL}	Port 6		—	—	40.0
		Output pins except port 6	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	80.0
		Port 6		—	—	20.0
		Output pins except port 6		—	—	40.0
Allowable output high current (per pin)	$ -I_{OH} $	All output pins	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	2.0
				—	—	0.2
Allowable output high current (total)	$\Sigma -I_{OH} $	All output pins	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	30.0
				—	—	8.0

frequency				2.0		10.0	
System clock (ϕ) cycle time	t_{cyc}			1	—	64	t_{osc} *
				—	—	12.8	μs
Subclock oscillator oscillation frequency	f_{RO}	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$		64.0	—	850.0	kHz
Subclock oscillator (ϕw) cycle time	t_{RO}	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$		1.18	—	15.6	μs
Subclock (ϕ_{sub}) cycle time	t_{subcyc}	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$		2	—	8	ϕw
Instruction cycle time				2	—	—	t_{cyc} t_{subcyc}
Oscillation stabilization time (crystal resonator)	t_{rc}	OSC1, OSC2		—	—	10.0	ms
Oscillation stabilization time (ceramic resonator)	t_{rc}	OSC1, OSC2		—	—	5.0	ms
External clock high width	t_{CPH}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	20.0	—	—	ns
				40.0	—	—	
External clock low width	t_{CPL}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	20.0	—	—	ns
				40.0	—	—	
External clock rise time	t_{CPr}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	10.0	ns
				—	—	15.0	
External clock fall time	t_{CPf}	OSC1	$V_{CC} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	10.0	ns
				—	—	15.0	

TMCIV,
TMRIV,
TRGV,
ADTRG,
FTIOA0 to
FTIOD0,
FTIOA1 to
FTIOD1

Input pin low width	t_{IL}	NMI, IRQ0 to IRQ3, WKP0 to WKP5, TMCIV, TMRIV, TRGV, ADTRG, FTIOA0 to FTIOD0, FTIOA1 to FTIOD1	2	—	—	t_{cyc} t_{subcyc}
---------------------	----------	--	---	---	---	---------------------------

- Notes:
1. When an external clock is input, the minimum system clock oscillation frequency is 1 MHz.
 2. Determined by the MA2, MA1, MA0, SA1, and SA0 bits in the system control register (SYSCR2).

Input clock pulse width	t_{SCKW}	SCK3, SCK3_2*	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	0.4	—	0.6	t_{scyc}	Fi
Transmit data delay time (clocked synchronous)	t_{TXD}	TXD, TXD_2*	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	—	—	1	t_{cyc}	
				—	—	1		
Receive data setup time (clocked synchronous)	t_{RXS}	RXD, RXD_2*	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	50.0	—	—	ns	
				100.0	—	—		
Receive data hold time (clocked synchronous)	t_{RXH}	RXD, RXD_2*	$V_{\text{CC}} = 4.0 \text{ to } 5.5 \text{ V}$	50.0	—	—	ns	
				100.0	—	—		

Note: * The H8/36037 Group does not have these pins.

data setup
time*

Receive data hold time*	t_{HRXH}	HRXD	50	—	—	ns
-------------------------------	-------------------	------	----	---	---	----

Note: * Although the TinyCAN input/output signal is asynchronous, its state is determined by the CK clock. The state of the signal must not have changed at the rising-edge (two clock cycles) of the CK clock shown in Figure 22.6.

Clock rise time	Master	t_{RISE}	SSCK	—	—	1	t_{CYC}
	Slave			—	—	1.0	μs
Clock fall time	Master	t_{FALL}	SSCK	—	—	1	t_{CYC}
	Slave			—	—	1.0	μs
Data input setup time		t_{SU}	SSO, SSI	1	—	—	t_{CYC}
Data input hold time		t_H	SSO, SSI	1	—	—	t_{CYC}
$\overline{SCS}$ setup time	Slave	t_{LEAD}	$\overline{SCS}$	$1 t_{CYC} + 100$	—	—	ns
$\overline{SCS}$ hold time	Slave	t_{LAG}	$\overline{SCS}$	$1 t_{CYC} + 100$	—	—	ns
Data output delay time		t_{OD}	SSO, SSI	—	—	1	t_{CYC}
Slave access time		t_{SA}	SSI	—	—	$1 t_{CYC} + 100$	ns
Slave out release time		t_{OR}	SSI	—	—	$1 t_{CYC} + 100$	ns

Analog input voltage	AV_{IN}	AN0 to AN7	$V_{SS} - 0.3$	—	$AV_{CC} + 0.3$	V
Analog power supply current	AI_{OPE}	AV_{CC}	$AV_{CC} = 5.0$ V	—	—	2.0 mA
			$f_{OSC} = 20$ MHz			
	AI_{STOP1}	AV_{CC}		—	50	— μA
	AI_{STOP2}	AV_{CC}		—	—	5.0 μA
Analog input capacitance	C_{AIN}	AN0 to AN7		—	—	30.0 pF
Allowable signal source impedance	R_{AIN}	AN0 to AN7		—	—	5.0 k Ω
Resolution (data length)				10	10	10 bit
Conversion time (single mode)		$AV_{CC} = 3.3$ to 5.5 V	134	—	—	t_{cyc}
Nonlinearity error			—	—	± 7.5	LSB
Offset error			—	—	± 7.5	LSB
Full-scale error			—	—	± 7.5	LSB
Quantization error			—	—	± 0.5	LSB
Absolute accuracy			—	—	± 8.0	LSB
Conversion time (single mode)		$AV_{CC} = 4.0$ to 5.5 V	70	—	—	t_{cyc}
Nonlinearity error			—	—	± 7.5	LSB
Offset error			—	—	± 7.5	LSB
Full-scale error			—	—	± 7.5	LSB
Quantization error			—	—	± 0.5	LSB
Absolute accuracy			—	—	± 8.0	LSB

2. AI_{STOP1} is the current in active and sleep modes while the A/D converter is idle.
3. AI_{STOP2} is the current at reset and in standby, subactive, and subsleep modes when the A/D converter is idle.

22.3.5 Watchdog Timer Characteristics

Table 22.19 Watchdog Timer Characteristics

$V_{CC} = 2.7$ to 5.5 V, $V_{SS} = 0.0$ V, $T_a = -20$ to $+75^\circ\text{C}$ (regular specifications) or $T_a = -40$ to $+125^\circ\text{C}$ (wide-range specifications), unless otherwise indicated.

Item	Symbol	Applicable Pins	Test Condition	Values			Unit	Remarks
				Min.	Typ.	Max.		
Internal oscillator overflow time	t_{OVF}			0.2	0.4	—	s	*

Note: * Indicates the time to count from 0 to 255, at which point an internal reset is generated when the internal oscillator is selected.

Reset detection voltage 1* ¹	Vreset1	LVDSEL = 0	—	2.3	2.7
Reset detection voltage 2* ²	Vreset2	LVDSEL = 1	3.0	3.6	4.2
Lower-limit voltage of LVDR operation* ³	V _{LVDRmin}		1.0	—	—
LVD stabilization time	t _{LVDRON}		50	—	—
Supply current in standby mode	I _{STBY}	LVDE = 1, Vcc = 5.0 V, subtimer and WDT not used	—	—	350

- Notes: 1. This voltage should be used when the falling and rising voltage detection function is used.
2. Select the low-voltage reset 2 when only the low-voltage detection reset is used.
3. When the power-supply voltage (Vcc) falls below V_{LVDRmin} = 1.0 V and then rises, a reset may not occur. Therefore sufficient evaluation is required.

22.3.7 Power-On Reset Circuit Characteristics (Optional)

Table 22.21 Power-On Reset Circuit Characteristics

V_{ss} = 0.0 V, T_a = -20 to +75°C (regular specifications) or T_a = -40 to +85°C (wide-range specifications), unless otherwise indicated.

Item	Symbol	Test Condition	Values		
			Min.	Typ.	Max.
Pull-up resistance of $\overline{\text{RES}}$ pin	R _{RES}		100	150	—
Power-on reset start voltage*	V _{por}		—	—	100

Note: * The power-supply voltage (Vcc) must fall below V_{por} = 100 mV and then rise. After the charge of the $\overline{\text{RES}}$ pin is removed completely. In order to remove charge of the $\overline{\text{RES}}$ pin, it is recommended that the diode be placed in the Vcc side. If the power-supply voltage (Vcc) rises from the point over 100 mV, a power-on reset may not occur.

Figure 22.1 System Clock Input Timing




Figure 22.2 $\overline{RES}$ Low Width Timing




Figure 22.3 Input Timing




Figure 22.5 SCI Input/Output Timing in Clocked Synchronous Mode




Figure 22.7 SSU Input/Output Timing in Clocked Synchronous Mode




Figure 22.8 SSU Input/Output Timing
(Four-Line Bus Communication Mode, Master, CPHS = 1)




Figure 22.9 SSU Input/Output Timing
(Four-Line Bus Communication Mode, Master, CPHS = 0)




Figure 22.10 SSU Input/Output Timing
(Four-Line Bus Communication Mode, Slave, CPHS = 1)




Figure 22.11 SSU Input/Output Timing
(Four-Line Bus Communication Mode, Slave, CPHS = 0)



Figure 22.12 Output Load Circuit

ERd	General destination register (address register or 32-bit register)
ERs	General source register (address register or 32-bit register)
ERn	General register (32-bit register)
(EAd)	Destination operand
(EAs)	Source operand
PC	Program counter
SP	Stack pointer
CCR	Condition-code register
N	N (negative) flag in CCR
Z	Z (zero) flag in CCR
V	V (overflow) flag in CCR
C	C (carry) flag in CCR
disp	Displacement
→	Transfer from the operand on the left to the operand on the right, or transfer the state on the left to the state on the right
+	Addition of the operands on both sides
−	Subtraction of the operand on the right from the operand on the left
×	Multiplication of the operands on both sides
÷	Division of the operand on the left by the operand on the right
^	Logical AND of the operands on both sides
∨	Logical OR of the operands on both sides
⊕	Logical exclusive OR of the operands on both sides
¬	NOT (logical complement)

0	Cleared to 0
1	Set to 1
—	Not affected by execution of the instruction
Δ	Varies depending on conditions, described in notes

MOV.B @ERs, Rd	B		2				@ERs → Rd8	—	—	↕	↕	0
MOV.B @(d:16, ERs), Rd	B			4			@(d:16, ERs) → Rd8	—	—	↕	↕	0
MOV.B @(d:24, ERs), Rd	B			8			@(d:24, ERs) → Rd8	—	—	↕	↕	0
MOV.B @ERs+, Rd	B				2		@ERs → Rd8 ERs32+1 → ERs32	—	—	↕	↕	0
MOV.B @aa:8, Rd	B				2		@aa:8 → Rd8	—	—	↕	↕	0
MOV.B @aa:16, Rd	B				4		@aa:16 → Rd8	—	—	↕	↕	0
MOV.B @aa:24, Rd	B				6		@aa:24 → Rd8	—	—	↕	↕	0
MOV.B Rs, @ERd	B		2				Rs8 → @ERd	—	—	↕	↕	0
MOV.B Rs, @(d:16, ERd)	B			4			Rs8 → @(d:16, ERd)	—	—	↕	↕	0
MOV.B Rs, @(d:24, ERd)	B			8			Rs8 → @(d:24, ERd)	—	—	↕	↕	0
MOV.B Rs, @-ERd	B				2		ERd32-1 → ERd32 Rs8 → @ERd	—	—	↕	↕	0
MOV.B Rs, @aa:8	B				2		Rs8 → @aa:8	—	—	↕	↕	0
MOV.B Rs, @aa:16	B				4		Rs8 → @aa:16	—	—	↕	↕	0
MOV.B Rs, @aa:24	B				6		Rs8 → @aa:24	—	—	↕	↕	0
MOV.W #xx:16, Rd	W	4					#xx:16 → Rd16	—	—	↕	↕	0
MOV.W Rs, Rd	W		2				Rs16 → Rd16	—	—	↕	↕	0
MOV.W @ERs, Rd	W			2			@ERs → Rd16	—	—	↕	↕	0
MOV.W @(d:16, ERs), Rd	W				4		@(d:16, ERs) → Rd16	—	—	↕	↕	0
MOV.W @(d:24, ERs), Rd	W				8		@(d:24, ERs) → Rd16	—	—	↕	↕	0
MOV.W @ERs+, Rd	W					2	@ERs → Rd16 ERs32+2 → @ERd32	—	—	↕	↕	0
MOV.W @aa:16, Rd	W					4	@aa:16 → Rd16	—	—	↕	↕	0
MOV.W @aa:24, Rd	W					6	@aa:24 → Rd16	—	—	↕	↕	0
MOV.W Rs, @ERd	W			2			Rs16 → @ERd	—	—	↕	↕	0
MOV.W Rs, @(d:16, ERd)	W				4		Rs16 → @(d:16, ERd)	—	—	↕	↕	0
MOV.W Rs, @(d:24, ERd)	W				8		Rs16 → @(d:24, ERd)	—	—	↕	↕	0

	MOV.L ERs, ERd	L			4				ERs32 → ERd32	—	—	↕	↕	0	—
	MOV.L @ERs, ERd	L				6			@ERs → ERd32	—	—	↕	↕	0	—
	MOV.L @(d:16, ERs), ERd	L				10			@(d:16, ERs) → ERd32	—	—	↕	↕	0	—
	MOV.L @(d:24, ERs), ERd	L							@(d:24, ERs) → ERd32	—	—	↕	↕	0	—
	MOV.L @ERs+, ERd	L				4			@ERs → ERd32 ERs32+4 → ERs32	—	—	↕	↕	0	—
	MOV.L @aa:16, ERd	L				6			@aa:16 → ERd32	—	—	↕	↕	0	—
	MOV.L @aa:24, ERd	L				8			@aa:24 → ERd32	—	—	↕	↕	0	—
	MOV.L ERs, @ERd	L			4				ERs32 → @ERd	—	—	↕	↕	0	—
	MOV.L ERs, @(d:16, ERd)	L			6				ERs32 → @(d:16, ERd)	—	—	↕	↕	0	—
	MOV.L ERs, @(d:24, ERd)	L			10				ERs32 → @(d:24, ERd)	—	—	↕	↕	0	—
	MOV.L ERs, @-ERd	L				4			ERd32-4 → ERd32 ERs32 → @ERd	—	—	↕	↕	0	—
	MOV.L ERs, @aa:16	L				6			ERs32 → @aa:16	—	—	↕	↕	0	—
	MOV.L ERs, @aa:24	L				8			ERs32 → @aa:24	—	—	↕	↕	0	—
POP	POP.W Rn	W							2 @SP → Rn16 SP+2 → SP	—	—	↕	↕	0	—
	POP.L ERn	L							4 @SP → ERn32 SP+4 → SP	—	—	↕	↕	0	—
PUSH	PUSH.W Rn	W							2 SP-2 → SP Rn16 → @SP	—	—	↕	↕	0	—
	PUSH.L ERn	L							4 SP-4 → SP ERn32 → @SP	—	—	↕	↕	0	—
MOVFPE	MOVFPE @aa:16, Rd	B				4			Cannot be used in this LSI	Cannot be used in this LSI					
MOVTPE	MOVTPE Rs, @aa:16	B				4			Cannot be used in this LSI	Cannot be used in this LSI					

	ADD.L #xx:32, ERd	L	6							ERd32+#xx:32 → ERd32	—	(2)	↕	↕	↕
	ADD.L ERs, ERd	L	2							ERd32+ERs32 → ERd32	—	(2)	↕	↕	↕
ADDX	ADDX.B #xx:8, Rd	B	2							Rd8+#xx:8 +C → Rd8	—	↕	↕	(3)	↕
	ADDX.B Rs, Rd	B	2							Rd8+Rs8 +C → Rd8	—	↕	↕	(3)	↕
ADDS	ADDS.L #1, ERd	L	2							ERd32+1 → ERd32	—	—	—	—	—
	ADDS.L #2, ERd	L	2							ERd32+2 → ERd32	—	—	—	—	—
	ADDS.L #4, ERd	L	2							ERd32+4 → ERd32	—	—	—	—	—
INC	INC.B Rd	B	2							Rd8+1 → Rd8	—	—	↕	↕	↕
	INC.W #1, Rd	W	2							Rd16+1 → Rd16	—	—	↕	↕	↕
	INC.W #2, Rd	W	2							Rd16+2 → Rd16	—	—	↕	↕	↕
	INC.L #1, ERd	L	2							ERd32+1 → ERd32	—	—	↕	↕	↕
	INC.L #2, ERd	L	2							ERd32+2 → ERd32	—	—	↕	↕	↕
DAA	DAA Rd	B	2							Rd8 decimal adjust → Rd8	—	*	↕	↕	*
SUB	SUB.B Rs, Rd	B	2							Rd8-Rs8 → Rd8	—	↕	↕	↕	↕
	SUB.W #xx:16, Rd	W	4							Rd16-#xx:16 → Rd16	—	(1)	↕	↕	↕
	SUB.W Rs, Rd	W	2							Rd16-Rs16 → Rd16	—	(1)	↕	↕	↕
	SUB.L #xx:32, ERd	L	6							ERd32-#xx:32 → ERd32	—	(2)	↕	↕	↕
	SUB.L ERs, ERd	L	2							ERd32-ERs32 → ERd32	—	(2)	↕	↕	↕
SUBX	SUBX.B #xx:8, Rd	B	2							Rd8-#xx:8-C → Rd8	—	↕	↕	(3)	↕
	SUBX.B Rs, Rd	B	2							Rd8-Rs8-C → Rd8	—	↕	↕	(3)	↕
SUBS	SUBS.L #1, ERd	L	2							ERd32-1 → ERd32	—	—	—	—	—
	SUBS.L #2, ERd	L	2							ERd32-2 → ERd32	—	—	—	—	—
	SUBS.L #4, ERd	L	2							ERd32-4 → ERd32	—	—	—	—	—
DEC	DEC.B Rd	B	2							Rd8-1 → Rd8	—	—	↕	↕	↕
	DEC.W #1, Rd	W	2							Rd16-1 → Rd16	—	—	↕	↕	↕
	DEC.W #2, Rd	W	2							Rd16-2 → Rd16	—	—	↕	↕	↕


	MULXU. W Rs, ERd	W	2							Rd16 × Rs16 → ERd32 (unsigned multiplication)	—	—	—	—	—	—
MULXS	MULXS. B Rs, Rd	B	4							Rd8 × Rs8 → Rd16 (signed multiplication)	—	—	↕	↕	—	—
	MULXS. W Rs, ERd	W	4							Rd16 × Rs16 → ERd32 (signed multiplication)	—	—	↕	↕	—	—
DIVXU	DIVXU. B Rs, Rd	B	2							Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (unsigned division)	—	—	(6)	(7)	—	—
	DIVXU. W Rs, ERd	W	2							ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (unsigned division)	—	—	(6)	(7)	—	—
DIVXS	DIVXS. B Rs, Rd	B	4							Rd16 ÷ Rs8 → Rd16 (RdH: remainder, RdL: quotient) (signed division)	—	—	(8)	(7)	—	—
	DIVXS. W Rs, ERd	W	4							ERd32 ÷ Rs16 → ERd32 (Ed: remainder, Rd: quotient) (signed division)	—	—	(8)	(7)	—	—
CMP	CMP.B #xx:8, Rd	B	2							Rd8-#xx:8	—	↕	↕	↕	↕	↕
	CMP.B Rs, Rd	B	2							Rd8-Rs8	—	↕	↕	↕	↕	↕
	CMP.W #xx:16, Rd	W	4							Rd16-#xx:16	—	(1)	↕	↕	↕	↕
	CMP.W Rs, Rd	W	2							Rd16-Rs16	—	(1)	↕	↕	↕	↕
	CMP.L #xx:32, ERd	L	6							ERd32-#xx:32	—	(2)	↕	↕	↕	↕
	CMP.L ERs, ERd	L	2							ERd32-ERs32	—	(2)	↕	↕	↕	↕

	AND.L #xx:32, ERd	L	6													ERd32 $\wedge$ #xx:32 $\rightarrow$ ERd32	—	—	$\updownarrow$	$\updownarrow$	0	—
	AND.L ERs, ERd	L	4													ERd32 $\wedge$ ERs32 $\rightarrow$ ERd32	—	—	$\updownarrow$	$\updownarrow$	0	—
OR	OR.B #xx:8, Rd	B	2													Rd8#xx:8 $\rightarrow$ Rd8	—	—	$\updownarrow$	$\updownarrow$	0	—
	OR.B Rs, Rd	B	2													Rd8Rs8 $\rightarrow$ Rd8	—	—	$\updownarrow$	$\updownarrow$	0	—
	OR.W #xx:16, Rd	W	4													Rd16#xx:16 $\rightarrow$ Rd16	—	—	$\updownarrow$	$\updownarrow$	0	—
	OR.W Rs, Rd	W	2													Rd16Rs16 $\rightarrow$ Rd16	—	—	$\updownarrow$	$\updownarrow$	0	—
	OR.L #xx:32, ERd	L	6													ERd32#xx:32 $\rightarrow$ ERd32	—	—	$\updownarrow$	$\updownarrow$	0	—
	OR.L ERs, ERd	L	4													ERd32ERs32 $\rightarrow$ ERd32	—	—	$\updownarrow$	$\updownarrow$	0	—
XOR	XOR.B #xx:8, Rd	B	2													Rd8 $\oplus$ #xx:8 $\rightarrow$ Rd8	—	—	$\updownarrow$	$\updownarrow$	0	—
	XOR.B Rs, Rd	B	2													Rd8 $\oplus$ Rs8 $\rightarrow$ Rd8	—	—	$\updownarrow$	$\updownarrow$	0	—
	XOR.W #xx:16, Rd	W	4													Rd16 $\oplus$ #xx:16 $\rightarrow$ Rd16	—	—	$\updownarrow$	$\updownarrow$	0	—
	XOR.W Rs, Rd	W	2													Rd16 $\oplus$ Rs16 $\rightarrow$ Rd16	—	—	$\updownarrow$	$\updownarrow$	0	—
	XOR.L #xx:32, ERd	L	6													ERd32 $\oplus$ #xx:32 $\rightarrow$ ERd32	—	—	$\updownarrow$	$\updownarrow$	0	—
	XOR.L ERs, ERd	L	4													ERd32 $\oplus$ ERs32 $\rightarrow$ ERd32	—	—	$\updownarrow$	$\updownarrow$	0	—
NOT	NOT.B Rd	B	2													$\neg$ Rd8 $\rightarrow$ Rd8	—	—	$\updownarrow$	$\updownarrow$	0	—
	NOT.W Rd	W	2													$\neg$ Rd16 $\rightarrow$ Rd16	—	—	$\updownarrow$	$\updownarrow$	0	—
	NOT.L ERd	L	2													$\neg$ Rd32 $\rightarrow$ Rd32	—	—	$\updownarrow$	$\updownarrow$	0	—

BCT	BCT #xx:3, Rd	B		4				$C \rightarrow (\#xx:3 \text{ of Rd8})$	—	—	—	—	—
	BST #xx:3, @ERd	B					4	$C \rightarrow (\#xx:3 \text{ of @ERd24})$	—	—	—	—	—
BIST	BIST #xx:3, Rd	B	2					$\neg C \rightarrow (\#xx:3 \text{ of Rd8})$	—	—	—	—	—
	BIST #xx:3, @ERd	B		4				$\neg C \rightarrow (\#xx:3 \text{ of @ERd24})$	—	—	—	—	—
	BIST #xx:3, @aa:8	B					4	$\neg C \rightarrow (\#xx:3 \text{ of @aa:8})$	—	—	—	—	—
BAND	BAND #xx:3, Rd	B	2					$C \wedge (\#xx:3 \text{ of Rd8}) \rightarrow C$	—	—	—	—	—
	BAND #xx:3, @ERd	B		4				$C \wedge (\#xx:3 \text{ of @ERd24}) \rightarrow C$	—	—	—	—	—
	BAND #xx:3, @aa:8	B					4	$C \wedge (\#xx:3 \text{ of @aa:8}) \rightarrow C$	—	—	—	—	—
BIAND	BIAND #xx:3, Rd	B	2					$C \wedge \neg (\#xx:3 \text{ of Rd8}) \rightarrow C$	—	—	—	—	—
	BIAND #xx:3, @ERd	B		4				$C \wedge \neg (\#xx:3 \text{ of @ERd24}) \rightarrow C$	—	—	—	—	—
	BIAND #xx:3, @aa:8	B					4	$C \wedge \neg (\#xx:3 \text{ of @aa:8}) \rightarrow C$	—	—	—	—	—
BOR	BOR #xx:3, Rd	B	2					$C \vee (\#xx:3 \text{ of Rd8}) \rightarrow C$	—	—	—	—	—
	BOR #xx:3, @ERd	B		4				$C \vee (\#xx:3 \text{ of @ERd24}) \rightarrow C$	—	—	—	—	—
	BOR #xx:3, @aa:8	B					4	$C \vee (\#xx:3 \text{ of @aa:8}) \rightarrow C$	—	—	—	—	—
BIOR	BIOR #xx:3, Rd	B	2					$C \vee \neg (\#xx:3 \text{ of Rd8}) \rightarrow C$	—	—	—	—	—
	BIOR #xx:3, @ERd	B		4				$C \vee \neg (\#xx:3 \text{ of @ERd24}) \rightarrow C$	—	—	—	—	—
	BIOR #xx:3, @aa:8	B					4	$C \vee \neg (\#xx:3 \text{ of @aa:8}) \rightarrow C$	—	—	—	—	—
BXOR	BXOR #xx:3, Rd	B	2					$C \oplus (\#xx:3 \text{ of Rd8}) \rightarrow C$	—	—	—	—	—
	BXOR #xx:3, @ERd	B		4				$C \oplus (\#xx:3 \text{ of @ERd24}) \rightarrow C$	—	—	—	—	—
	BXOR #xx:3, @aa:8	B					4	$C \oplus (\#xx:3 \text{ of @aa:8}) \rightarrow C$	—	—	—	—	—
BIXOR	BIXOR #xx:3, Rd	B	2					$C \oplus \neg (\#xx:3 \text{ of Rd8}) \rightarrow C$	—	—	—	—	—
	BIXOR #xx:3, @ERd	B		4				$C \oplus \neg (\#xx:3 \text{ of @ERd24}) \rightarrow C$	—	—	—	—	—
	BIXOR #xx:3, @aa:8	B					4	$C \oplus \neg (\#xx:3 \text{ of @aa:8}) \rightarrow C$	—	—	—	—	—

BHI d:8	—							2				C _v Z = 0	—	—	—	—	—	—	—	—	—	—	—
BHI d:16	—							4					—	—	—	—	—	—	—	—	—	—	—
BLS d:8	—							2					C _v Z = 1	—	—	—	—	—	—	—	—	—	—
BLS d:16	—							4						—	—	—	—	—	—	—	—	—	—
BCC d:8 (BHS d:8)	—							2					C = 0	—	—	—	—	—	—	—	—	—	—
BCC d:16 (BHS d:16)	—							4						—	—	—	—	—	—	—	—	—	—
BCS d:8 (BLO d:8)	—							2					C = 1	—	—	—	—	—	—	—	—	—	—
BCS d:16 (BLO d:16)	—							4						—	—	—	—	—	—	—	—	—	—
BNE d:8	—							2					Z = 0	—	—	—	—	—	—	—	—	—	—
BNE d:16	—							4						—	—	—	—	—	—	—	—	—	—
BEQ d:8	—							2					Z = 1	—	—	—	—	—	—	—	—	—	—
BEQ d:16	—							4						—	—	—	—	—	—	—	—	—	—
BVC d:8	—							2					V = 0	—	—	—	—	—	—	—	—	—	—
BVC d:16	—							4						—	—	—	—	—	—	—	—	—	—
BVS d:8	—							2					V = 1	—	—	—	—	—	—	—	—	—	—
BVS d:16	—							4						—	—	—	—	—	—	—	—	—	—
BPL d:8	—							2					N = 0	—	—	—	—	—	—	—	—	—	—
BPL d:16	—							4						—	—	—	—	—	—	—	—	—	—
BMI d:8	—							2					N = 1	—	—	—	—	—	—	—	—	—	—
BMI d:16	—							4						—	—	—	—	—	—	—	—	—	—
BGE d:8	—							2					N⊕V = 0	—	—	—	—	—	—	—	—	—	—
BGE d:16	—							4						—	—	—	—	—	—	—	—	—	—
BLT d:8	—							2					N⊕V = 1	—	—	—	—	—	—	—	—	—	—
BLT d:16	—							4						—	—	—	—	—	—	—	—	—	—
BGT d:8	—							2					Z _v (N⊕V) = 0	—	—	—	—	—	—	—	—	—	—
BGT d:16	—							4						—	—	—	—	—	—	—	—	—	—
BLE d:8	—							2					Z _v (N⊕V) = 1	—	—	—	—	—	—	—	—	—	—
BLE d:16	—							4						—	—	—	—	—	—	—	—	—	—

	DSRd:16	—				2									PC → @-SP PC ← PC+d:16	—	—	—	—	—
JSR	JSR @ERn	—													PC → @-SP PC ← ERn	—	—	—	—	—
	JSR @aa:24	—								4					PC → @-SP PC ← aa:24	—	—	—	—	—
	JSR @ @aa:8	—												2	PC → @-SP PC ← @aa:8	—	—	—	—	—
RTS	RTS	—												2	PC ← @SP+	—	—	—	—	—



AL AH	0	1	2	3	4	5	6	7	8	9	A	B																																																																																																																																																																																																																																																																																																																																																																																																																																	
0	NOP	Table A.2 (2)	STC	LDC	ORC	XORC	ANDC	LDC	ADD		Table A.2 (2)	Table A.2 (2)																																																																																																																																																																																																																																																																																																																																																																																																																																	
1	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	OR.B	XOR.B	AND.B	Table A.2 (2)	SUB		Table A.2 (2)	Table A.2 (2)																																																																																																																																																																																																																																																																																																																																																																																																																																	
2	MOV.B																																																																																																																																																																																																																																																																																																																																																																																																																																												
3	MOV.B																																																																																																																																																																																																																																																																																																																																																																																																																																												
4	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI																																																																																																																																																																																																																																																																																																																																																																																																																																	
5	MULXU	DIVXU	MULXU	DIVXU	RTS	BSR	RTE	TRAPA	Table A.2 (2)	JMP		E																																																																																																																																																																																																																																																																																																																																																																																																																																	
6	BSET	BNOT	BCLR	BTST	BOR	BXOR	AND	BAND	BIST	BST	MOV																																																																																																																																																																																																																																																																																																																																																																																																																																		
7											Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)	Table A.2 (2)

Instruction code:

1st byte		2nd byte	
AH	AL	BH	BL

BH AH AL	0	1	2	3	4	5	6	7	8	9	A	B
01	MOV				LDC/STC				SLEEP			
0A	INC											
0B	ADDS					INC		INC		ADDS		
0F	DAA											
10	SHLL									SHAL		SHAL
11	SHLR									SHAR		SHAR
12	ROTXL									ROTL		ROTL
13	ROTXR									ROTR		ROTR
17	NOT							EXTU		NEG		NEG
1A	DEC											
1B	SUBS					DEC		DEC		SUB		
1F	DAS											
58	BRA	BRN	BHI	BLS	BCC	BCS	BNE	BEQ	BVC	BVS	BPL	BMI
79	MOV	ADD	CMP	SUB	OR	XOR	AND					



CL	0	1	2	3	4	5	6	7	8	9	A	B
AH ALBH BLCH												
01406										LDC	STC	LDC
01C05	MULXS		MULXS									
01D05		DIVXS		DIVXS								
01F06					OR	XOR	AND					
7Cr06*1				BTST								
7Cr07*1				BTST	BOR	BXOR	BAND	BLD	BIOR	BIXOR	BIAND	BILD
7Dr06*1	BSET	BNOT	BCLR					BST				BIST
7Dr07*1	BSET	BNOT	BCLR									
7Eaa6*2				BTST								
7Eaa7*2				BTST	BOR	BXOR	BAND	BLD	BIOR	BIXOR	BIAND	BILD
7Faa6*2	BSET	BNOT	BCLR					BST				BIST
7Faa7*2	BSET	BNOT	BCLR									

Notes: 1. r is the register designation field.
 2. aa is the absolute address field.

BSET #0, @FF00

From table A.4:

$$I = L = 2, \quad J = K = M = N = 0$$

From table A.3:

$$S_I = 2, \quad S_L = 2$$

Number of states required for execution = $2 \times 2 + 2 \times 2 = 8$

When instruction is fetched from on-chip ROM, branch address is read from on-chip ROM. On-chip RAM is used for stack area.

JSR @@ 30

From table A.4:

$$I = 2, \quad J = K = 1, \quad L = M = N = 0$$

From table A.3:

$$S_I = S_J = S_K = 2$$

Number of states required for execution = $2 \times 2 + 1 \times 2 + 1 \times 2 = 8$

Note: * Depends on which on-chip peripheral module is accessed. See section 21.1, F
Addresses (Address Order).

ADDS	ADDS #1/2/4, ERd	1	
ADDX	ADDX #xx:8, Rd	1	
	ADDX Rs, Rd	1	
AND	AND.B #xx:8, Rd	1	
	AND.B Rs, Rd	1	
	AND.W #xx:16, Rd	2	
	AND.W Rs, Rd	1	
	AND.L #xx:32, ERd	3	
	AND.L ERs, ERd	2	
ANDC	ANDC #xx:8, CCR	1	
BAND	BAND #xx:3, Rd	1	
	BAND #xx:3, @ERd	2	1
	BAND #xx:3, @aa:8	2	1
Bcc	BRA d:8 (BT d:8)	2	
	BRN d:8 (BF d:8)	2	
	BHI d:8	2	
	BLS d:8	2	
	BCC d:8 (BHS d:8)	2	
	BCS d:8 (BLO d:8)	2	
	BNE d:8	2	
	BEQ d:8	2	
	BVC d:8	2	
	BVS d:8	2	
	BPL d:8	2	
	BMI d:8	2	
	BGE d:8	2	

	BCC d:16(BHS d:16)	2	
	BCS d:16(BLO d:16)	2	
	BNE d:16	2	
	BEQ d:16	2	
	BVC d:16	2	
	BVS d:16	2	
	BPL d:16	2	
	BMI d:16	2	
	BGE d:16	2	
	BLT d:16	2	
	BGT d:16	2	
	BLE d:16	2	
BCLR	BCLR #xx:3, Rd	1	
	BCLR #xx:3, @ERd	2	2
	BCLR #xx:3, @aa:8	2	2
	BCLR Rn, Rd	1	
	BCLR Rn, @ERd	2	2
	BCLR Rn, @aa:8	2	2
BIAND	BIAND #xx:3, Rd	1	
	BIAND #xx:3, @ERd	2	1
	BIAND #xx:3, @aa:8	2	1
BILD	BILD #xx:3, Rd	1	
	BILD #xx:3, @ERd	2	1
	BILD #xx:3, @aa:8	2	1

	BIXOR #xx:3, @ERd	2	1
	BIXOR #xx:3, @aa:8	2	1
BLD	BLD #xx:3, Rd	1	
	BLD #xx:3, @ERd	2	1
	BLD #xx:3, @aa:8	2	1
BNOT	BNOT #xx:3, Rd	1	
	BNOT #xx:3, @ERd	2	2
	BNOT #xx:3, @aa:8	2	2
	BNOT Rn, Rd	1	
	BNOT Rn, @ERd	2	2
	BNOT Rn, @aa:8	2	2
BOR	BOR #xx:3, Rd	1	
	BOR #xx:3, @ERd	2	1
	BOR #xx:3, @aa:8	2	1
BSET	BSET #xx:3, Rd	1	
	BSET #xx:3, @ERd	2	2
	BSET #xx:3, @aa:8	2	2
	BSET Rn, Rd	1	
	BSET Rn, @ERd	2	2
	BSET Rn, @aa:8	2	2
BSR	BSR d:8	2	1
	BSR d:16	2	1
BST	BST #xx:3, Rd	1	
	BST #xx:3, @ERd	2	2
	BST #xx:3, @aa:8	2	2

	BXOR #xx:3, @ERd	2	1
	BXOR #xx:3, @aa:8	2	1
CMP	CMP.B #xx:8, Rd	1	
	CMP.B Rs, Rd	1	
	CMP.W #xx:16, Rd	2	
	CMP.W Rs, Rd	1	
	CMP.L #xx:32, ERd	3	
	CMP.L ERs, ERd	1	
DAA	DAA Rd	1	
DAS	DAS Rd	1	
DEC	DEC.B Rd	1	
	DEC.W #1/2, Rd	1	
	DEC.L #1/2, ERd	1	
DUVXS	DIVXS.B Rs, Rd	2	
	DIVXS.W Rs, ERd	2	
DIVXU	DIVXU.B Rs, Rd	1	
	DIVXU.W Rs, ERd	1	
EEPMOV	EEPMOV.B	2	$2n+2^{*1}$
	EEPMOV.W	2	$2n+2^{*1}$
EXTS	EXTS.W Rd	1	
	EXTS.L ERd	1	
EXTU	EXTU.W Rd	1	
	EXTU.L ERd	1	

	JSR @aa:24	2		1
	JSR @@aa:8	2	1	1
LDC	LDC #xx:8, CCR	1		
	LDC Rs, CCR	1		
	LDC@ERs, CCR	2		1
	LDC@(d:16, ERs), CCR	3		1
	LDC@(d:24,ERs), CCR	5		1
	LDC@ERs+, CCR	2		1
	LDC@aa:16, CCR	3		1
	LDC@aa:24, CCR	4		1
MOV	MOV.B #xx:8, Rd	1		
	MOV.B Rs, Rd	1		
	MOV.B @ERs, Rd	1		1
	MOV.B @(d:16, ERs), Rd	2		1
	MOV.B @(d:24, ERs), Rd	4		1
	MOV.B @ERs+, Rd	1		1
	MOV.B @aa:8, Rd	1		1
	MOV.B @aa:16, Rd	2		1
	MOV.B @aa:24, Rd	3		1
	MOV.B Rs, @ERd	1		1
	MOV.B Rs, @(d:16, ERd)	2		1
	MOV.B Rs, @(d:24, ERd)	4		1
	MOV.B Rs, @-ERd	1		1
	MOV.B Rs, @aa:8	1		1

	MOV.W @ERs+, Rd	1	1
	MOV.W @aa:16, Rd	2	1
	MOV.W @aa:24, Rd	3	1
	MOV.W Rs, @ERd	1	1
	MOV.W Rs, @(d:16,ERd)	2	1
	MOV.W Rs, @(d:24,ERd)	4	1
MOV	MOV.W Rs, @-ERd	1	1
	MOV.W Rs, @aa:16	2	1
	MOV.W Rs, @aa:24	3	1
	MOV.L #xx:32, ERd	3	
	MOV.L ERs, ERd	1	
	MOV.L @ERs, ERd	2	2
	MOV.L @(d:16,ERs), ERd	3	2
	MOV.L @(d:24,ERs), ERd	5	2
	MOV.L @ERs+, ERd	2	2
	MOV.L @aa:16, ERd	3	2
	MOV.L @aa:24, ERd	4	2
	MOV.L ERs, @ERd	2	2
	MOV.L ERs, @(d:16,ERd)	3	2
	MOV.L ERs, @(d:24,ERd)	5	2
	MOV.L ERs, @-ERd	2	2
	MOV.L ERs, @aa:16	3	2
	MOV.L ERs, @aa:24	4	2
MOVFP	MOVFP @aa:16, Rd* ²	2	1
MOVTPE	MOVTPE Rs, @aa:16* ²	2	1

NOP	NOP	1	
NOT	NOT.B Rd	1	
	NOT.W Rd	1	
	NOT.L ERd	1	
OR	OR.B #xx:8, Rd	1	
	OR.B Rs, Rd	1	
	OR.W #xx:16, Rd	2	
	OR.W Rs, Rd	1	
	OR.L #xx:32, ERd	3	
	OR.L ERs, ERd	2	
ORC	ORC #xx:8, CCR	1	
POP	POP.W Rn	1	1
	POP.L ERn	2	2
PUSH	PUSH.W Rn	1	1
	PUSH.L ERn	2	2
ROTL	ROTL.B Rd	1	
	ROTL.W Rd	1	
	ROTL.L ERd	1	
ROTR	ROTR.B Rd	1	
	ROTR.W Rd	1	
	ROTR.L ERd	1	
ROTXL	ROTXL.B Rd	1	
	ROTXL.W Rd	1	
	ROTXL.L ERd	1	

	SHAL.L ERd	1	
SHAR	SHAR.B Rd	1	
	SHAR.W Rd	1	
	SHAR.L ERd	1	
SHLL	SHLL.B Rd	1	
	SHLL.W Rd	1	
	SHLL.L ERd	1	
SHLR	SHLR.B Rd	1	
	SHLR.W Rd	1	
	SHLR.L ERd	1	
SLEEP	SLEEP	1	
STC	STC CCR, Rd	1	
	STC CCR, @ERd	2	1
	STC CCR, @(d:16,ERd)	3	1
	STC CCR, @(d:24,ERd)	5	1
	STC CCR,@-ERd	2	1
	STC CCR, @aa:16	3	1
	STC CCR, @aa:24	4	1
SUB	SUB.B Rs, Rd	1	
	SUB.W #xx:16, Rd	2	
	SUB.W Rs, Rd	1	
	SUB.L #xx:32, ERd	3	
	SUB.L ERs, ERd	1	
SUBS	SUBS #1/2/4, ERd	1	

	XOR.L #xx:32, ERd	3
	XOR.L ERs, ERd	2
XORC	XORC #xx:8, CCR	1

- Notes:
1. n: Specified value in R4L and R4. The source and destination operands are a n+1 times respectively.
 2. Cannot be used in this LSI.




Figure B.2 Port 1 Block Diagram (P14, P16)




Figure B.3 Port 1 Block Diagram (P15)




Figure B.4 Port 1 Block Diagram (P12, P11, P10)




Figure B.5 Port 2 Block Diagram (P24, P23)




Figure B.6 Port 2 Block Diagram (P22)





Figure B.7 Port 2 Block Diagram (P21)






Figure B.10 Port 5 Block Diagram (P55)




Figure B.11 Port 5 Block Diagram (P54 to P55)




Figure B.12 Port 6 Block Diagram (P67 to P60)




Figure B.14 Port 7 Block Diagram (P75)




Figure B.15 Port 7 Block Diagram (P74)




Figure B.16 Port 7 Block Diagram (P72)




Figure B.17 Port 7 Block Diagram (P71)





Figure B.18 Port 7 Block Diagram (P70)



[Legend]

PDR: Port data register

PCR: Port control register

Figure B.19 Port 8 Block Diagram (P87 to P85)






Figure B.21 Port 9 Block Diagram (P96)




Figure B.22 Port 9 Block Diagram (P94, P95)




Figure B.23 Port 9 Block Diagram (P93)




Figure B.24 Port 9 Block Diagram (P92)





Figure B.25 Port 9 Block Diagram (P91)






Figure B.27 Port B Block Diagram (PB7 to PB0)

	impedance			impedance		
P76 to P74, P72 to P70	High impedance	Retained	Retained	High impedance	Functioning	Fun
P87 to P85	High impedance	Retained	Retained	High impedance	Functioning	Fun
P97 to P90	High impedance	Retained	Retained	High impedance	Functioning	Fun
PB7 to PB0	High impedance	High impedance	High impedance	High impedance	High impedance	High imp

Note: * High level output when the pull-up MOS is in on state.

		Product with POR & LVDC	HD64336057G(***)H	HD64336057
H8/36054	Flash memory version	Standard product	HD64F36054H	HD64F36054
		Product with POR & LVDC	HD64F36054GH	HD64F36054G
	Masked ROM version	Standard product	HD64336054(***)H	HD64336054
		Product with POR & LVDC	HD64336054G(***)H	HD64336054G
H8/36037	Flash memory version	Standard product	HD64F36037H	HD64F36037
		Product with POR & LVDC	HD64F36037GH	HD64F36037G
	Masked ROM version	Standard product	HD64336037(***)H	HD64336037
		Product with POR & LVDC	HD64336037G(***)H	HD64336037G
H8/36036	Masked ROM version	Standard product	HD64336036(***)H	HD64336036
		Product with POR & LVDC	HD64336036G(***)H	HD64336036G
H8/36035	Masked ROM version	Standard product	HD64336035(***)H	HD64336035
		Product with POR & LVDC	HD64336035G(***)H	HD64336035G

H8/36033	Masked ROM version	Standard product	HD64336033(***)H	HD64336033
		Product with POR & LVDC	HD64336033G(***)H	HD64336033
H8/36032	Masked ROM version	Standard product	HD64336032(***)H	HD64336032
		Product with POR & LVDC	HD64336032G(***)H	HD64336032

[Legend]

(***) : ROM code

POR & LVDC: Power-on reset and low-voltage detection circuits




Figure D.1 FP-64K Package Dimensions




Figure D.2 FP-64A Package Dimensions

use these pins, additional hardware must be provided on the user board.

3. Area H'D000 to H'DFFF is used by the E7 or E8. This area is not available to the user.
4. Area H'F780 to H'FB7F must not be accessed.
5. When the E7 or E8 is used, address break control registers must be set as either available to the user or for use by the E7 or E8. If address breaks are set as being available to the E7 or E8, the address break control registers must not be accessed.
6. When the E7 or E8 is used, NMI is an input pin (open-drain in output mode), P85 and P86 are input pins, and P86 is an output pin.

Section 8 RAM

109

Added


Note: * When the E7 or E8 is used, area H'F780 to H'FB7F must not be accessed.

12.3.2 Timer Mode Register (TMDR)

171

Amended

Bit	Bit Name	Description
0	SYNC	Timer Synchronization 0: TCNT_1 and TCNT_0 operate as a different timer 1: TCNT_1 and TCNT_0 are synchronized TCNT_1 and TCNT_0 are pre-set or cleared synchronously



12.4.4 Synchronous Operation

199


Added

Figure 12.20 shows an example of synchronous operation. In this example, set for the channel counter clearing source. In addition, the same clock has been set as the counter input clock for channel 0 and channel 1. Two-phase PWM waveforms are....

Figure 12.44 Example of Output Disable Timing of Timer Z by Writing to TOER

229

Amended



Bit	Bit Name	Description
4	TCSRWE	Timer Control/Status Register Write Enable The WDON and WRST bits can be written when the TCSRWD is set to 1. When writing data to this register, the value for bit 5 must be 0.

16.5 Usage Note

378

Added

18.3.1 A/D Data Registers A to D
(ADDRA to ADDR4)

394

Amended

.... The temporary register contents are transferred from the ADDR when the upper byte data is read. Therefore, byte access to ADDR should be done by reading the upper byte first then the lower one. Access to ADDR is also possible. ADDR is initialized to 0.

Figure 19.1 Block Diagram of
Power-On Reset Circuit and Low-
Voltage Detection Circuit

404

Amended




Figure 22.8 SSU Input/Output Timing (Four-Line Bus Communication Mode, Master, CPHS = 1)	481	t_{OH} deleted
Figure 22.11 SSU Input/Output Timing (Four-Line Bus Communication Mode, Slave, CPHS = 0)	484	

Table A.1 Instruction Set 491 Amended

2. Arithmetic Instructions

Mnemonic		Operand Size	Condition Code						No. of States ^{*1}	
			I	H	N	Z	V	C	Normal	Advanced
DAA	DAA Rd	B	—	*	↕	↕	*	↕	2	

Immediate	34
Memory indirect	34
Program-counter relative	34
Register direct.....	32
Register indirect.....	33
Register indirect with displacement.....	33
Register indirect with post-increment...	33
Register indirect with pre-decrement....	33

C

Clock pulse generators.....	73
Prescaler S	76
System clock generator.....	74
Condition field.....	31
Condition-code register (CCR).....	16
Controller area network (TinyCAN).....	295
Mailbox.....	340
Message reception	336
Message transmission	327
Time Quanta	326
TinyCAN standby transition	342
CPU	9

E

Effective address.....	36
Effective address extension	31
Exception handling	49

I

I/O ports	
Instruction set.....	
Arithmetic operations instructions...	
Bit manipulation instructions...	
Block data transfer instructions...	
Branch instructions	
Data transfer instructions	
Logic operations instructions...	
Shift instructions	
System control instructions.....	
Internal power supply Step-down circuit	
Interrupt	
Internal interrupts.....	
Interrupt response time.....	
IRQ3 to IRQ0 interrupts	
NMI interrupt.....	
WKP5 to WKP0 interrupts	
Interrupt mask bit.....	

L

Large current ports.....	
Low-voltage detection circuit	
LVDI (interrupt by low voltage detection) circuit	

On-board Programming modes.....	95
Operation field.....	31

P

Package.....	2
Pin arrangement.....	4
Power-down modes	77
Sleep mode	84
Standby mode	84
Subactive mode	85
Subsleep mode.....	85
Power-on reset.....	403
Power-on reset circuit.....	408
Program counter (PC).....	16

R

Register

ABACK.....	309, 416, 425, 433
ABRKCR.....	68, 422, 430, 438
ABRKSR.....	70, 422, 430, 438
ADCR.....	396, 422, 430, 438
ADCSR.....	395, 422, 430, 438
ADDRA.....	394, 422, 430, 438
ADDRB.....	394, 422, 430, 438
ADDRC.....	394, 422, 430, 438
ADDRD.....	394, 422, 430, 438
BARH.....	70, 422, 430, 438

GRA.....	178, 419,
GRB.....	178, 419,
GRC.....	178, 420,
GRD.....	178, 420,
GSR.....	302, 416,
IEGR1.....	52, 424,
IEGR2.....	53, 424,
IENR1.....	54, 424,
IENR2.....	55, 424,
IRR1.....	55, 424,
IRR2.....	57, 424,
IWPR.....	57, 424,
LAFM.....	322, 418,
LVDCR.....	405, 420,
LVDSR.....	407, 420,
MBCR.....	306, 416,
MBIMR.....	315, 416,
MC.....	319,
MCR.....	300, 416,
MD.....	323,
MSTCR1.....	80, 424,
MSTCR2.....	81, 424,
PCR1.....	113, 423,
PCR2.....	117, 423,
PCR5.....	122, 423,
PCR6.....	126, 423,
PCR7.....	132, 423,
PCR8.....	135, 423,
PCR9.....	137, 423,

POCR.....	185, 419, 428, 436
PUCR1.....	114, 423, 431, 438
PUCR5.....	123, 423, 431, 438
RDR.....	255, 422, 430, 438
REC.....	318, 416, 425, 433
RFPR.....	310, 416, 425, 433
ROPCR.....	382, 419, 428, 436
RSR.....	255
RXPR.....	310, 416, 425, 433
SBTCTL.....	381, 419, 428, 436
SBTDCNT.....	382, 419, 428, 436
SCR3.....	257, 421, 430, 437
SMR.....	256, 421, 430, 437
SSCRH.....	351, 419, 428, 435
SSCRL.....	353, 419, 428, 435
SSER.....	355, 419, 428, 436
SSMR.....	354, 419, 428, 436
SSR.....	259, 421, 430, 438
SSRDR.....	358, 419, 428, 436
SSSR.....	356, 419, 428, 436
SSTDR.....	358, 419, 428, 436
SYSCR1.....	78, 424, 431, 439
SYSCR2.....	79, 424, 431, 439
TCB1.....	146, 421, 429, 437
TCIMR0.....	315, 416, 425, 433
TCIMR1.....	315, 416, 425, 433
TCIRR0.....	312, 416, 425, 433
TCIRR1.....	312, 416, 425, 433
TCMR.....	301, 416, 425, 433

TDR.....	255, 42
TEC.....	318, 41
TFCR.....	173, 42
TIER.....	184, 41
TIORA.....	180, 41
TIORC.....	181, 41
TMB1.....	145, 42
TMDR.....	171, 42
TMWD.....	248, 42
TOCR.....	176, 42
TOER.....	175, 42
TPMR.....	172, 42
TSR.....	182, 41
TSTR.....	170, 42
TXACK.....	308, 41
TXCR.....	308, 41
TXPR.....	307, 41
UMSR.....	311, 41
Register field.....	
ROM.....	
Boot mode.....	
Boot program.....	
Erase/erase-verify.....	
Erasing units.....	
Error protection.....	
Hardware protection.....	
Power-down states.....	
Program/program-verify.....	
Programmer mode.....	

Break	292
Clocked synchronous mode.....	278
Framing error.....	274
Mark state	292
Multiprocessor communication function.....	285
Overrun error	274
Parity error.....	274
Stack pointer (SP).....	16
Subsystem timer (Subtimer)	379
Synchronous serial communication unit (SSU).....	349
Clock polarity	359
Clocked synchronous communication mode	363
Communication mode.....	362

Complementary PWM mode
Input capture function
PWM mode
Reset synchronous PWM mode
Synchronous operation.....
Waveform output by compare match.....

V

Vector address.....

W

Watchdog timer.....

**Renesas 16-Bit Single-Chip Microcomputer
Hardware Manual
H8/36057 Group, H8/36037 Group**

Publication Date: Rev.1.00, Jun. 27, 2003
Rev.4.00, Mar. 15, 2006

Published by: Sales Strategic Planning Div.
Renesas Technology Corp.

Edited by: Customer Support Department
Global Strategic Communication Div.
Renesas Solutions Corp.

© 2006. Renesas Technology Corp., All rights reserved. Printed in Japan.



RENESAS SALES OFFICES

<http://www.ren>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan,
Tel: <603> 7955-9390, Fax: <603> 7955-9510



16 H8/36057 Group, H8/36037 Group Hardware Manual



Renesas Electronics Corporation

1753, Shimonumabe, Nakahara-ku, Kawasaki-shi, Kanagawa 211-8668 Japan

REJ09B0026-0400

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for [16-bit Microcontrollers - MCU](#) *category:*

Click to view products by [Renesas](#) *manufacturer:*

Other Similar products are found below :

[MB90F036APMC-GSE1](#) [MB90F342CASPMC-GSE1](#) [MB90F345CESPMC-GE1](#) [MB90F349CAPFR-GSE1](#) [MB90F428GCPFR-GSE1](#)
[MB90F462APFM-GE1](#) [MB90F462APMC-G-SNE1](#) [MB90F497GPF-GE1](#) [MB90F546GSPFR-GE1](#) [MB90F947APFR-GS-SPE1](#)
[MB96F346RSBPMC-GS-N2E2](#) [MB96F683RBPMC-GSAE1](#) [R5F11BGEAFB#30](#) [DF3026XBL25V](#) [S912ZVFP64F1VLL](#)
[R4F24268NVRFQV](#) [R5F107DEGSP#X0](#) [R5F11B7EANA#U0](#) [R5F21172DSP#U0](#) [M30622F8PGP#U3C](#) [MB90092PF-G-BNDE1](#)
[MB90F335APMC1-G-SPE1](#) [MB90F342CASPF-R-GS-N2E1](#) [MB90F345CAPFR-GSE1](#) [MB90F543GPF-GE1](#) [MB90F546GSPF-GE1](#)
[MB90F568PMCR-GE1](#) [MB90F594APFR-GE1](#) [MB90F882ASPMC-GE1](#) [MB96F346RSAPQCR-GS-N2E2](#) [MB96F387RSBPMC-GSE2](#)
[MB96F387RSBPMC-GS-N2E2](#) [MB96F395RSAPMC-GSE2](#) [MB96F623RBPMC1-GSE1](#) [MB96F646RBPMC-GSE1](#)
[XE167F96F66LACFXUMA1](#) [MB96F696RBPMC-GSAE1](#) [MB96F018RBPMC-GSE1](#) [MB90F962SPMCR-GE1](#) [MB90F867ASPFR-GE1](#)
[MB90F543GPF-G-FLE1](#) [MB90F345CESPF-GE1](#) [M30290FCHP#U3A](#) [DF2239FA20IV](#) [HD64F3672FPV](#) [R5F104AEASP#V0](#)
[R5F100BCANA#U0](#) [R5F100BFANA#U0](#) [S9S12H256J2VFVER](#) [R5F100ACASP#V0](#)