


Features

- AS7C164 (5V version)
- Commercial temperature
- Organization: $8,192 \text{ words} \times 8 \text{ bits}$
- Center power and ground pins
- High speed
 - 12/15/20 ns address access time
- 6/7/8 ns output enable access time
- Low power consumption: ACTIVE
 - 550 mW (AS7C164) / max @ 12 ns

- Low power consumption: STANDBY
- 11 mW (AS7C164) / max CMOS I/O
- 2.0V data retention
- Easy memory expansion with $\overline{CE1}$, CE2, \overline{OE} inputs
- TTL-compatible, three-state I/O
- 28-pin JEDEC standard package
 - 300 mil SOJ
- ESD protection ≥ 2000 volts
- Latch-up current ≥ 200 mA

Logic block diagram



Pin arrangement

28-pin PDIP, SOJ (300 mL)

			、 丿		
NC		1	\circ	28	Vcc
A12		2		27	WE
A7		3		26	CE2
A6		4		25	A8
A5		5		24	A9
A4		6		23	A11
А3		7	34	22	OE
A2		8	AS7C164	21	A10
A1		9	S7	20	CE1
A0		10	A	19	I/07
I/00		11		18	I/06
I/O1		12		17	I/05
I/O2	=	13		16	I/04
GND		14		15	I/03

Selection guide

	-12	-15	-20	Unit
Maximum address access time	12	15	20	ns
Maximum output enable access time	6	7	8	ns
Maximum operating current	110	100	90	mA
Maximum CMOS standby current	2.0	2.0	2.0	mA



Functional description

The AS7C164 is a high performance CMOS 65,536-bit Static Random Access Memory (SRAM) device organized as 8,192 words \times 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 12/15/20 ns with output enable access times (t_{OE}) of 6/7/8 ns are ideal for high performance applications. Active high and low chip enables (\overline{CET} , $\overline{CE2}$) permit easy memory expansion with multiple-bank memory systems.

When $\overline{CE1}$ is High or CE2 is Low the device enters standby mode. The standard AS7C164 is guaranteed not to exceed 11.0 mW power consumption in standby mode, and typically requires only 250 μ W; it offers 2.0V data retention with maximum power of 120 μ W.

A write cycle is accomplished by asserting write enable (\overline{WE}) and both chip enables ($\overline{CE1}$, $\overline{CE2}$). Data on the input pins I/O0-I/O7 is written on the rising edge of \overline{WE} (write cycle 1) or the active-to-inactive edge of $\overline{CE1}$ or $\overline{CE2}$ (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable (\overline{OE}) and both chip enables $(\overline{CE1}, CE2)$, with write enable (\overline{WE}) High. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single 5V supply. The AS7C164 is packaged in 300 mil SOJ packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V _{CC} relative to GND	AS7C164	V _{t1}	-0.50	+7.0	V
Voltage on any pin relative to GND		V _{t2}	-0.50	$V_{CC} + 0.50$	V
Power dissipation		P_{D}	_	1.0	W
Storage temperature (plastic)		T _{stg}	-65	+150	°C
Ambient temperature with V_{CC} applied		T _{bias}	-55	+125	°C
DC current into outputs (low)		I _{out}	_	20	mA

NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE1	CE2	WE	ŌĒ	Data	Mode
Н	X	X	X	High Z	Standby (I _{SB} , I _{SB1})
X	L	X	X	High Z	Standby (I _{SB} , I _{SB1})
L	Н	Н	Н	High Z	Output disable (I _{CC})
L	Н	Н	L	D _{out}	Read (I _{CC})
L	Н	L	X	D _{in}	Write (I _{CC})

 $\label{eq:Key: X = Don't Care, L = Low, H = High} Key: X = Don't Care, L = Low, H = High$



Recommended operating conditions

Parameter	Device	Symbol	Min	Typical	Max	Unit
Supply voltage	AS7C164	V_{CC}	4.5	5.0	5.5	V
Innut valtage	AS7C164	V_{IH}	2.2	_	V _{CC} +1	V
Input voltage	A37C104	V _{IL}	-0.5*	_	0.8	V
Ambient operating temperature	AS7C164	T _A	0	_	70	оС

^{*} V_{IL} min = -3.0V for pulse width less than $t_{RC}/2$.

DC operating characteristics (over the operating range) I

				-1	2	-1	15	-2	20	
Parameter	Symbol	Test Conditions	Device	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	I _{LI}	$egin{aligned} V_{CC} &= Max, \ V_{IN} &= GND \ to \ V_{CC} \end{aligned}$		-	1	-	1	-	1	μA
Output leakage current	I _{LO}	$ \begin{vmatrix} V_{CC} = \text{Max}, \\ \overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL}, \\ V_{OUT} = GND \text{ to } V_{CC} \\ \end{vmatrix} $		_	1	I	1	I	1	μА
Operating power supply current	I _{CC}	$ \begin{vmatrix} V_{CC} = Max, \\ \overline{CE1} = V_{IL}, \ CE2 = V_{IH}, \\ f = f_{Max}, \ I_{OUT} = 0 \ mA \end{vmatrix} $	AS7C164	_	110	ı	100	I	90	mA
	I_{SB}	$ \begin{vmatrix} V_{CC} = Max, \\ \overline{CE1} = V_{IH} \text{ or } CE2 = V_{IL}, \\ f = f_{Max} \end{vmatrix} $	AS7C164	_	30	ı	25	I	25	mA
Standby power supply current	I _{SB1}	$\begin{split} & \frac{V_{CC} = Max,}{CE1} \geq V_{CC} - 0.2V \text{ or } \\ & CE2 \leq 0.2V, \\ & V_{IN} \leq 0.2V \text{ or } \\ & V_{IN} \geq V_{CC} - 0.2V, \ f = 0 \end{split}$	AS7C164	_	2.0	-	2.0	-	2.0	mA
Output voltage	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$		-	0.4	ı	0.4	Ī	0.4	V
Output voltage	V_{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$		2.4	_	2.4	_	2.4	1	V

Capacitance (f=1MHz, T_a =25° C, V_{CC} = NOMINAL)²


Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, CE1 , CE2, WE , OE	$V_{in} = 0V$	5	pF
I/O capacitance	$C_{I/O}$	I/O	$V_{in} = V_{out} = 0V$	7	pF




Read cycle (over the operating range)^{3,9}

		-1	12	-1	5	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	12	-	15	-	20	ı	ns	
Address access time	t _{AA}	_	12	I	15	_	20	ns	3
Chip enable (CE1) access time	t _{ACE1}	_	12	I	15	_	20	ns	3, 12
Chip enable (CE2) access time	t _{ACE2}	_	12	1	15	_	20	ns	3, 12
Output enable (OE) access time	t _{OE}	_	6	I	7	_	8	ns	
Output hold from address change	t _{OH}	3	-	3	_	3	I	ns	5
CET Low to output in low Z	t _{CLZ1}	3	_	3	_	3	ı	ns	4, 5, 12
CE2 High to output in low Z	t _{CLZ2}	3	_	3	_	3	ı	ns	4, 5, 12
CET High to output in high Z	t _{CHZ1}	_	3	1	4	_	5	ns	4, 5, 12
CE2 Low to output in high Z	t _{CHZ2}	_	3	I	4	_	5	ns	4, 5, 12
OE Low to output in low Z	t _{OLZ}	0	-	0	_	0	I	ns	4, 5
OE High to output in high Z	t _{OHZ}	_	3	I	4	_	5	ns	4, 5
Power up time	t _{PU}	0	-	0	-	0	ı	ns	4, 5, 12
Power down time	t _{PD}	_	12	ı	15	_	20	ns	4, 5, 12


Key to switching waveforms



Read waveform 1 (address controlled)^{3, 6, 7, 9, 12}



Read waveform 2 (CE1 and CE2 controlled)3, 6, 8, 9, 12







Write cycle (over the operating range) II

		-1	12	-1	5	-2	20		
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	12	-	15	-	20	-	ns	
Chip enable (CEI) to write end	t _{CW1}	9	-	10	-	12	-	ns	12
Chip enable (CE2) to write end	t _{CW2}	9	-	10	-	12	-	ns	12
Address setup to write end	t _{AW}	9	-	10	-	12	-	ns	
Address setup time	t _{AS}	0	_	0	_	0	_	ns	12
Write pulse width	t_{WP}	8	_	9	_	12	_	ns	
Write recovery time	t_{WR}	0	_	0	_	0	_	ns	
Address hold from write end	t _{AH}	0	_	0	_	0	_	ns	
Data valid to write end	t _{DW}	6	_	7	_	8	_	ns	
Data hold time	t _{DH}	0	-	0	-	0	-	ns	4, 5
Write enable to output in high Z	t_{WZ}	_	5	-	5	-	5	ns	4, 5
Output active from write end	t _{OW}	3	-	3	_	3	_	ns	4, 5

Write waveform 1 (WE controlled)^{10, 11, 12}



Write waveform 2 (CE1 and CE2 controlled)^{10, 11, 12}






Data retention characteristics (over the operating range)¹³

Parameter	Symbol	Test conditions	Min	Max	Unit
V _{CC} for data retention	V_{DR}	V 0.0V	2.0	-	V
Data retention current	I_{CCDR}	$V_{CC} = 2.0V$	-	60	μΑ
Chip enable to data retention time	t_{CDR}	$\overline{\text{CEI}} \ge \text{V}_{\text{CC}} - 0.2 \text{V} \text{ or }$ $\text{CE2} \le 0.2 \text{V}$	0	-	ns
Operation recovery time	t _R	OLL 2 0.2 V	t _{RC}	_	ns

Data retention waveform



AC test conditions

- Output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figure A.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Figure A: Input pulse




Figure B: 5V Output load

Thevenin Equivalent:





Figure C: 3.3V Output load

Notes

- 1 During V_{CC} power-up, a pull-up resistor to V_{CC} on CEI is required to meet I_{SB} specification.
- 2 This parameter is sampled, but not 100% tested.
- 3 For test conditions, see AC Test Conditions, Figures A, B, and C.
- 4 t_{CLZ} and t_{CHZ} are specified with CL = 5pF as in Figures B or C. Transition is measured ± 500 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not 100% tested.
- 6 WE is High for read cycle.
- 7 CET and OE are Low and CE2 is High for read cycle.
- 8 Address valid prior to or coincident with CET transition Low and CE2 transition High.
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CET or WE must be High or CE2 Low during address transitions. Either CE or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 **CEI** and CE2 have identical timing.
- 13 2V data retention applies to the commercial operating range only.
- 14 $\,$ C = 30pF, except on High Z and Low Z parameters, where C = 5pF.





Typical DC and AC characteristics





Package dimensions





	28-pin S	OJ in mil				
	Min	Маж				
Α	525	0.140				
A1	0.025	. HE				
A2	0.095	0.105				
В	0.028 TYP					
b	0.018	3 TYP				
С	0.010) TYP				
D	121	0.730				
E	0.245	0.285				
E1	0.295	0.305				
E2	0.327	0.347				
е	0.050 BSC					

Ordering codes

Package\ Access time	Volt/Temp	12 ns	15 ns	20 ns
Plastic SOJ\300 mL	5V commercial	AS7C164-12JC	AS7C164-15JC	AS7C164-20JC

Part numbering system

AS7C	164	X	-XX	X	C	X
SRAM prefix	Device number	Blank = Standard power	Access time	Package code: J=SOJ 300 mil	temperature range,	N = Lead Free Part

7/12/02; v.1.2

Alliance Semiconductor

8 of 8

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for SRAM category:

Click to view products by Alliance Memory manufacturer:

Other Similar products are found below:

5962-8855206XA CY6116A-35DMB CY7C128A-45DMB CY7C1461KV33-133AXI CY7C199-45LMB GS8161Z36DD-200I GS88237CB200I R1QDA7236ABB-20IB0 RMLV0408EGSB-4S2#AA0 IS64WV3216BLL-15CTLA3 IS66WVE4M16ECLL-70BLI PCF8570P

K6T4008C1B-GB70 CY7C1353S-100AXC AS6C8016-55BIN AS7C164A-15PCN 515712X IS62WV51216EBLL-45BLI
IS63WV1288DBLL-10HLI IS66WVE2M16ECLL-70BLI 47L16-E/SN IS66WVE4M16EALL-70BLI IS62WV6416DBLL-45BLI
IS61WV102416DBLL-10TLI CY7C1381KV33-100AXC CY7C1381KV33-100BZXI CY7C1373KV33-100AXC CY7C1381KVE33-133AXI
CY7C4042KV13-933FCXC 8602501XA 5962-3829425MUA 5962-8855206YA 5962-8866201XA 5962-8866201YA 5962-8866204TA
5962-8866206MA 5962-8866207NA 5962-8866208UA 5962-8872502XA 5962-8959836MZA 5962-8959841MZA 5962-9062007MXA
5962-9161705MXA N08L63W2AB7I 7130LA100PDG M38510/28902BVA 5962-8971203XA 5962-8971202ZA 5962-8872501LA 5962-8866207UA