Designer's™ Data Sheet

TMOS E-FET ™ High Energy Power FET

N-Channel Enhancement-Mode Silicon Gate

This advanced high voltage TMOS E-FET is designed to withstand high energy in the avalanche mode and switch efficiently. This new high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications such as power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode
- Source-to-Drain Diode Recovery Time Comparable to Discrete Fast Recovery Diode



ON Semiconductor®

http://onsemi.com


TMOS POWER FET
3.0 AMPERES, 500 VOLTS

 $R_{DS(on)} = 3.0 \Omega$



TO-220AB CASE 221A-06 Style 5





MAXIMUM RATINGS (T_C = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit
Drain-Source Voltage	V _{DSS}	500	Vdc
Drain-Gate Voltage (R_{GS} = 1.0 M Ω)	V_{DGR}	500	Vdc
Gate–Source Voltage — Continuous — Non–repetitive (t _p ≤ 50 μs)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk
Drain Current — Continuous — Pulsed	I _D I _{DM}	3.0 10	Adc
Total Power Dissipation @ T _C = 25°C Derate above 25°C	P_{D}	50 0.4	Watts W/°C
Operating and Storage Temperature Range	T _J , T _{stg}	-65 to 150	°C

UNCLAMPED DRAIN-TO-SOURCE AVALANCHE CHARACTERISTICS (T_J < 150°C)

Single Pulse Drain-to-Source Avalanche Energy — T _J = 25°C	W _{DSR} (1)	210	mJ
— T _J = 100°C		33	
Repetitive Pulse Drain-to-Source Avalanche Energy	W _{DSR} (2)	5.0	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient	R _{θJC} R _{θJA}	2.5 62.5	°C/W
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	C, T _L	260	°C
(1) V _{DD} = 50 V, I _D = 3.0 A (2) Pulse Width and frequency is limited by T _J (max) and thermal response Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circurves — representing boundaries on device characteristics — are given to facilitate "worst case" design. Preferred devices are Motorola recommended choices for future use and best overall value.	ON	101	_

⁽¹⁾ $V_{DD} = 50 \text{ V}$, $I_D = 3.0 \text{ A}$

⁽²⁾ Pulse Width and frequency is limited by T_J(max) and thermal response

ELECTRICAL CHARACTERISTICS (T_J = 25°C unless otherwise noted)

Cha	racteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS						
Drain-to-Source Breakdown Voltage $(V_{GS} = 0, I_D = 0.25 \text{ mA})$		V _{(BR)DSS}	500	_	_	Vdc
Zero Gate Voltage Drain Current $(V_{DS} = 500 \text{ V}, V_{GS} = 0)$ $(V_{DS} = 400 \text{ V}, V_{GS} = 0, T_J = 125^{\circ}\text{C})$		I _{DSS}	_	_ _	0.25 1.0	mAdc
Gate-Body Leakage Current, Forw	vard (V _{GSF} = 20 Vdc, V _{DS} = 0)	I _{GSSF}	_	_	100	nAdc
Gate-Body Leakage Current, Reve	erse (V _{GSR} = 20 Vdc, V _{DS} = 0)	I _{GSSR}	_	_	100	nAdc
ON CHARACTERISTICS*						
Gate Threshold Voltage $ (V_{DS} = V_{GS}, I_D = 0.25 \text{ mAdc}) $ $ (T_J = 125^{\circ}\text{C}) $		V _{GS(th)}	2.0 1.5	<u> </u>	4.0 3.5	Vdc
Static Drain-Source On-Resistance	e (V _{GS} = 10 Vdc, I _D = 1.5 Adc)	R _{DS(on)}	_	2.4	3.0	Ohm
$\begin{aligned} & \text{Drain-Source On-Voltage (V}_{GS} = 1 \\ & \text{(I}_{D} = 3.0 \text{ A)} \\ & \text{(I}_{D} = 1.5 \text{ A, T}_{J} = 100^{\circ}\text{C)} \end{aligned}$	0 Vdc)	V _{DS(on)}	_	₹ ^C	10 8.0	Vdc
Forward Transconductance (V _{DS} =	15 Vdc, I _D = 1.5 Adc)	9FS	1.0	<u>5</u>	_	mhos
OYNAMIC CHARACTERISTICS						
Input Capacitance		C _{iss}	-6	435	_	pF
Output Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0, \\ f = 1.0 \text{ MHz})$	C _{oss}	0-1	56	_	
Transfer Capacitance		C _{rss}		9.2	_	
SWITCHING CHARACTERISTICS*		9 65	0,			
Turn-On Delay Time	5	t _{d(on)}		14	_	ns
Rise Time	$(V_{DD} = 250 \text{ V}, I_D \approx 3.0 \text{ A},$ $R_G = 18 \Omega, R_L = 83 \Omega,$	t _r	_	14	_	
Turn-Off Delay Time	$V_{GS(on)} = 10 \text{ V}$	t _{d(off)}	_	30	_	
Fall Time	100	t _f	_	20	_	
Total Gate Charge		Q _g	_	15	21	nC
Gate-Source Charge	$(V_{DS} = 400 \text{ V}, I_{D} = 3.0 \text{ A}, V_{GS} = 10 \text{ V})$	Q _{gs}	_	2.5	_	
Gate-Drain Charge	AHIMAAAAA	Q _{gd}	_	10	_	
SOURCE-DRAIN DIODE CHARACT	TERISTICS*					
Forward On-Voltage	$(I_S = 3.0 \text{ A})$	V _{SD}	_		1.5	Vdc
Forward Turn-On Time	(I _S = 3.0 A, di/dt = 100 A/μs)	t _{on}		**	_	ns
Reverse Recovery Time	(1s = 3.0 A, di/dt = 100 A/μs)	t _{rr}	_	200	_	
NTERNAL PACKAGE INDUCTANC	E					
Internal Drain Inductance (Measured from the contact screen (Measured from the drain lead 0.1)	w on tab to center of die) 25" from package to center of die)	L _d	_	3.5 4.5		nH
Internal Source Inductance	0.25" from package to source bond pad)	L _s	_	7.5	_	
	<u> </u>	Į				<u> </u>

^{*}Indicates Pulse Test: Pulse Width = 300 μ s Max, Duty Cycle \leq 2.0%. **Limited by circuit inductance.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. On-Region Characteristics




Figure 3. Transfer Characteristics




Figure 5. On-Resistance versus Drain Current




Figure 2. Gate-Threshold Voltage Variation
With Temperature




Figure 4. Breakdown Voltage Variation
With Temperature




Figure 6. On-Resistance versus Temperature

SAFE OPERATING AREA INFORMATION




Figure 7. Maximum Rated Forward Biased Safe Operating Area

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 8 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 8 is




Figure 8. Maximum Rated Switching Safe Operating Area

applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.




Figure 9. Resistive Switching Time Variation versus Gate Resistance




Figure 12. Commutating Safe Operating Area (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits by safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has who dergone forward bias. The curve shows the limitations of VFM and peak VR for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data

The time interval t_{frr} spike speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speed specified with a minimum value. Faster commutation of the c

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{(BR)DSS}$ to ensure that the CSOA stress is maximized as I_S decays from I_{RM} to zero.

 R_{GS} should be minimized during commutation. T_{J} has only a second order effect on CSOA.

Stray inductances, $L_{\rm i}$ in Motorola's test circuit are assumed to be practical minimums.





Figure 11. Commutating Waveforms



GATE-TO-SOURCE OR DRAIN-TO-SOURCE VOLTAGE (VOLTS)

Figure 16. Capacitance Variation





Figure 17. Gate Charge versus Gate-To-Source Voltage





 $V_{in} = 15~V_{pk}, PULSE~WIDTH \le 100~\mu s, DUTY~CYCLE \le 10\%$

Figure 18. Gate Charge Test Circuit

PACKAGE DIMENSIONS

CASE 221A-06 ISSUE Y





- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: INCH.
- DIMENSION Z DEFINES A ZONE WHERE ALL BODY AND LEAD IRREGULARITIES ARE ALLOWED.

↑			_				
] 				INC	CHES	MILLIN	METERS
A Y			DIM	MIN	MAX	MIN	MAX
, 			Α	0.570	0.620	14.48	15.75
	STYLE 5:		В	0.380	0.405	9.66	10.28
<u>¥</u> U-		GATE	С	0.160	0.190	4.07	4.82
↑	2.	DRAIN	D	0.025	0.035	0.64	0.88
.	3.	SOURCE	F	0.142	0.147	3.61	3.73
	4.	DRAIN	G	0.095	0.105	2.42	2.66
			H	0.110	0.155	2.80	3.93
- 			J	0.018	0.025	0.46	0.64
ii l			K	0.500	0.562	12.70	14.27
B			L.	0.045	0.060	1.15	1.52
R→ ►			N	0.190	0.210	4.83	5.33
J—>⊫<			Q	0.100	0.120	2.54	3.04
· ·			R	0.080	0.110	2.04	2.79
			S	0.045	0.055	1.15	1.39
		•	T	0.235	0.255	5.97	6.47
			V	0.000	0.050	0.00	1.27
			Z	0.045	0.000	1.15	2.04
					0.080		2.04
			ν,	$\epsilon_{\rm J}$			
) .	~ >		
				7	—		
		~(), <i>(</i>)		. 1			
		S M		O_{II}			
				•			
	(())						
		~ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \					
	2	11. 12.					
	Oh	O _h					
	, `	X					
CONSERVAN		•					
		7					
	12						
7 39 (1) 4							
ASE CORESENTA							
6 6							
60,60							
ck akskit							
-V, 0V							
× × ×							
of Motorola, Inc. TMOS is a registered traden	nark of M	lotorola, Inc.					
in Motoroia, inc. Twoo is a registered traders							
	nancon i						
		2011.07 2011.0	on 10 = 11-	o riolet t	malia -	honese	with a · ·
trademarks of Semiconductor Components Industria trranty, representation or guarantee regarding the suit	es, LLC (S						

E-FET and Designer's are trademarks of Motorola, Inc. TMOS is a registered trademark of Motorola, Inc.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice on semiconductor and are registered readerlands of semiconductor Components industries, Ite (SCILLC) and the series are injected to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada

Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative

X-ON Electronics

Largest Supplier of Electrical and Electronic Components

Click to view similar products for unbranded manufacturer:

Other Similar products are found below:

BL200H 396.357 AC-9 MODEL 1000 MPT-251 20844 BP00001/36 ROLLS 62845 A1319 MA0510BIM-3PIN HT-328 OL1000 JR9235
1M BLUE 195.303 SB344 JR9021-2M 029-1039 F2 WATERPROOF CASE 24" CS-47 MA0410B1M 10HA084 26.514.5026.50 JR9235
1.5M RED 029-0058 KLEIN TOOLS SCREWDRIVER 4-IN-1 JR9235-1M YELLOW S2G 029-1044 JR9235-0.5M YELLOW 199.370

JR9235-0.5M BLUE WATERPROOF CASE 10.5" JR9235-0.5M GREEN WATERPROOF CASE 18" JR9235-1M RED 029-0054 JR9235
1M BLACK JR8001/0.5M BLACK JR9235-0.5M RED 029-1022 029-0057 15X24X24" SQUARE BIN LINERS, 200 PER BOX